5秒后页面跳转
MC68MH360FE33 PDF预览

MC68MH360FE33

更新时间: 2024-02-02 06:27:58
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 微控制器和处理器通信控制器外围集成电路时钟
页数 文件大小 规格书
962页 2727K
描述
QUad Integrated Communications Controller Users Manual

MC68MH360FE33 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP,针数:240
Reach Compliance Code:unknownECCN代码:3A991.A.2
HTS代码:8542.31.00.01风险等级:5.7
具有ADC:NO地址总线宽度:32
位大小:32最大时钟频率:33 MHz
DAC 通道:NODMA 通道:YES
外部数据总线宽度:32JESD-30 代码:S-CQFP-G240
长度:31.305 mmI/O 线路数量:46
端子数量:240最高工作温度:70 °C
最低工作温度:PWM 通道:NO
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:FQFP
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
认证状态:Not Qualified座面最大高度:4.15 mm
速度:33 MHz最大压摆率:327 mA
最大供电电压:5 V最小供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:31.305 mmuPs/uCs/外围集成电路类型:MICROCONTROLLER, RISC
Base Number Matches:1

MC68MH360FE33 数据手册

 浏览型号MC68MH360FE33的Datasheet PDF文件第2页浏览型号MC68MH360FE33的Datasheet PDF文件第3页浏览型号MC68MH360FE33的Datasheet PDF文件第4页浏览型号MC68MH360FE33的Datasheet PDF文件第6页浏览型号MC68MH360FE33的Datasheet PDF文件第7页浏览型号MC68MH360FE33的Datasheet PDF文件第8页 
Table of Contents  
Paragraph  
Number  
Title  
Page  
Number  
Section 1  
Introduction  
1.1  
1.2  
QUICC Key Features .............................................................................. 1-1  
QUICC Architecture Overview................................................................. 1-4  
CPU32+ Core.......................................................................................... 1-5  
System Integration Module (SIM60)........................................................ 1-5  
Communications Processor Module (CPM) ............................................ 1-6  
Upgrading Designs from the MC68302................................................... 1-6  
Architectural Approach............................................................................ 1-6  
Hardware Compatibility Issues................................................................ 1-7  
Software Compatibility Issues ................................................................. 1-7  
QUICC Glueless System Design............................................................. 1-8  
QUICC Serial Configurations .................................................................. 1-9  
QUICC Serial Configuration Examples ................................................. 1-16  
QUICC System Bus Configurations ...................................................... 1-17  
1.2.1  
1.2.2  
1.2.3  
1.3  
1.3.1  
1.3.2  
1.3.3  
1.4  
1.5  
1.6  
1.7  
Section 2  
Signal Descriptions  
2.1  
2.1.1  
2.1.1.1  
2.1.1.2  
2.1.2  
System Bus Signal Index ........................................................................ 2-1  
Address Bus............................................................................................ 2-1  
Address Bus (A27–A0)............................................................................ 2-1  
Address Bus (A31–A28).......................................................................... 2-1  
Function Codes (FC3–FC0) .................................................................... 2-5  
Data Bus.................................................................................................. 2-5  
Data Bus (D31–D16)............................................................................... 2-5  
Data Bus (D15–D0)................................................................................. 2-6  
Parity ....................................................................................................... 2-6  
Parity (PRTY0). ....................................................................................... 2-6  
Parity (PRTY1). ....................................................................................... 2-6  
Parity (PRTY2). ....................................................................................... 2-6  
Parity (PRTY3). ....................................................................................... 2-6  
Memory Controller................................................................................... 2-6  
Chip Select/Row Address Select (CS6–CS0/RAS6–RAS0) ................... 2-6  
Chip Select/Row Address Select/Interrupt Acknowledge (CS7/RAS7/IACK7).  
2.1.3  
2.1.3.1  
2.1.3.2  
2.1.4  
2.1.4.1  
2.1.4.2  
2.1.4.3  
2.1.4.4  
2.1.5  
2.1.5.1  
2.1.5.2  
2-6  
2.1.5.3  
1).  
Column Address Select/Interrupt Acknowledge (CAS3–CAS0/IACK6, 3, 2,  
2-7  
2.1.5.4  
2.1.6  
2.1.7  
2.1.7.1  
2.1.7.2  
2.1.7.3  
2.1.7.4  
Address Multiplex (AMUX). ..................................................................... 2-7  
Interrupt Request Level (IRQ7–IRQ1)..................................................... 2-7  
Bus Control Signals................................................................................. 2-7  
Data and Size Acknowledge (DSACK1–DSACK0). ................................ 2-8  
Autovector/Interrupt Acknowledge (AVEC/IACK5).................................. 2-8  
Address Strobe (AS). .............................................................................. 2-8  
Data Strobe (DS)..................................................................................... 2-8  
MOTOROLA  
MC68360 USER’S MANUAL  
i
Thi d  
t
t d
 
ith F  
M k
 
4 0 4  

与MC68MH360FE33相关器件

型号 品牌 获取价格 描述 数据表
MC68MH360FE33E MOTOROLA

获取价格

32-BIT, 33MHz, RISC MICROCONTROLLER, CQFP240, CERAMIC, QFP-240
MC68MH360RC25 MOTOROLA

获取价格

QUad Integrated Communications Controller Users Manual
MC68MH360RC25L NXP

获取价格

4 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, CPGA241, PGA-241
MC68MH360RC25L MOTOROLA

获取价格

4 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, CPGA241, PGA-241
MC68MH360RC25V MOTOROLA

获取价格

QUad Integrated Communications Controller Users Manual
MC68MH360RC25V NXP

获取价格

RISC MICROCONTROLLER, CPGA241, PGA-241
MC68MH360RC33 NXP

获取价格

RISC MICROCONTROLLER, CPGA241, PGA-241
MC68MH360RC33 MOTOROLA

获取价格

QUad Integrated Communications Controller Users Manual
MC68MH360RC33L MOTOROLA

获取价格

4 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, CPGA241, PGA-241
MC68MH360RC33L NXP

获取价格

QUICC, 2SMC, 1SPI