MC54HC74

更新时间： 2024-10-15 00:01:07

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		触发器
页数	文件大小	规格书
7页	233K
描述
Dual D Flip-Flop with Set and Reset

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC54HC74 数据手册

SEMICONDUCTOR TECHNICAL DATA

J SUFFIX

CERAMIC PACKAGE

CASE 632–08

High–Performance Silicon–Gate CMOS

The MC54/74HC74A is identical in pinout to the LS74. The device inputs

are compatible with standard CMOS outputs; with pullup resistors, they are

compatible with LSTTL outputs.

This device consists of two D flip–flops with individual Set, Reset, and

Clock inputs. Information at a D–input is transferred to the corresponding Q

output on the next positive going edge of the clock input. Both Q and Q

outputs are available from each flip–flop. The Set and Reset inputs are

asynchronous.

N SUFFIX

PLASTIC PACKAGE

CASE 646–06

D SUFFIX

SOIC PACKAGE

CASE 751A–03

•

Output Drive Capability: 10 LSTTL Loads

Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 2.0 to 6.0 V

DT SUFFIX

TSSOP PACKAGE

CASE 948G–01

Low Input Current: 1.0 µA

High Noise Immunity Characteristic of CMOS Devices

In Compliance with the Requirements Defined by JEDEC Standard

No. 7A

ORDERING INFORMATION

MC54HCXXAJ

MC74HCXXAN

MC74HCXXAD

MC74HCXXADT

Ceramic

Plastic

SOIC

•

Chip Complexity: 128 FETs or 32 Equivalent Gates

TSSOP

LOGIC DIAGRAM

PIN ASSIGNMENT

RESET 1

DATA 1

RESET 2

CLOCK 1

SET 1

DATA 2

CLOCK 2

CLOCK 1

SET 2

SET 1

RESET 2

GND

DATA 2

FUNCTION TABLE

CLOCK 2

SET 2

Inputs

Set Reset Clock Data

Outputs

PIN 14 = V

PIN 7 = GND

No Change

* Both outputs will remain high as long as

Set and Reset are low, but the output

states are unpredictable if Set and Reset

go high simultaneously.

10/95

REV 6

3–1

Motorola, Inc. 1995

12 3 4 5 6 7

中文翻译

下载PDF

与MC54HC74相关器件

型号	品牌	获取价格	描述	数据表
MC54HC74AJ	MOTOROLA	获取价格	Dual D Flip-Flop with Set and Reset
MC54HC74AJD	MOTOROLA	获取价格	D Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, C
MC54HC74J	ONSEMI	获取价格	IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, C
MC54HC74JD	MOTOROLA	获取价格	暂无描述
MC54HC74JDS	MOTOROLA	获取价格	D Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, CDIP14
MC54HC74JS	MOTOROLA	获取价格	D Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, CDIP14
MC54HC74JS	ROCHESTER	获取价格	D Flip-Flop
MC54HC75JD	MOTOROLA	获取价格	D Latch, HC/UH Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, CMOS, CD
MC54HC76J	MOTOROLA	获取价格	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
MC54HC76JD	MOTOROLA	获取价格	J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,