5秒后页面跳转
MC54HC4060JD PDF预览

MC54HC4060JD

更新时间: 2024-11-15 13:11:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 振荡器计数器
页数 文件大小 规格书
11页 135K
描述
HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, 620-09

MC54HC4060JD 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.22
Is Samacsys:N其他特性:OUTPUTS FROM 10 STAGES AVAILABLE
计数方向:UP系列:HC/UH
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.3 mm负载电容(CL):50 pF
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
工作模式:ASYNCHRONOUS位数:14
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):480 ns
认证状态:Not Qualified座面最大高度:4.19 mm
子类别:Counters最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:7.62 mm
最小 fmax:17 MHzBase Number Matches:1

MC54HC4060JD 数据手册

 浏览型号MC54HC4060JD的Datasheet PDF文件第2页浏览型号MC54HC4060JD的Datasheet PDF文件第3页浏览型号MC54HC4060JD的Datasheet PDF文件第4页浏览型号MC54HC4060JD的Datasheet PDF文件第5页浏览型号MC54HC4060JD的Datasheet PDF文件第6页浏览型号MC54HC4060JD的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
J SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
The MC54/74HC4060 is identical in pinout to the standard CMOS  
MC14060B. The device inputs are compatible with standard CMOS outputs;  
with pullup resistors, they are compatible with LSTTL outputs.  
16  
1
This device consists of 14 master–slave flip–flops and an oscillator with a  
frequency that is controlled either by a crystal or by an RC circuit connected  
externally. The output of each flip–flop feeds the next, and the frequency at  
each output is half that of the preceding one. The state of the counter  
advances on the negative–going edge of Osc In. The active–high Reset is  
asynchronous and disables the oscillator to allow very low power consump-  
tion during standby operation.  
State changes of the Q outputs do not occur simultaneously because of  
internal ripple delays. Therefore, decoded output signals are subject to  
decoding spikes and may need to be gated with Osc Out 2 of the HC4060.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
1
DT SUFFIX  
TSSOP PACKAGE  
CASE 948F–01  
16  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
ORDERING INFORMATION  
MC54HCXXXXJ  
MC74HCXXXXN  
MC74HCXXXXDT  
Ceramic  
Plastic  
TSSOP  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
Chip Complexity: 390 FETs or 97.5 Equivalent Gates  
PIN ASSIGNMENT  
Q12  
Q13  
1
2
16  
15  
V
CC  
Q10  
LOGIC DIAGRAM  
Q14  
Q6  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
Q8  
OSC OUT 1  
10  
OSC OUT 2  
9
Q9  
Q5  
RESET  
OSC IN  
OSC OUT 1  
OSC OUT 2  
7
5
Q7  
Q4  
Q5  
Q6  
Q7  
Q8  
Q9  
Q10  
Q4  
11  
4
OSC IN  
GND  
6
14  
13  
15  
1
FUNCTION TABLE  
Clock  
Reset  
Output State  
Q12  
Q13  
Q14  
2
L
L
No Change  
Advance to Next State  
All Outputs are Low  
3
X
H
12  
RESET  
PIN 16 = V  
CC  
PIN 8 = GND  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC54HC4060JD相关器件

型号 品牌 获取价格 描述 数据表
MC54HC4060JDS MOTOROLA

获取价格

Binary Counter, Asynchronous, Up Direction, CMOS, CDIP16,
MC54HC4060JS MOTOROLA

获取价格

Binary Counter, Asynchronous, Up Direction, CMOS, CDIP16,
MC54HC4066 ONSEMI

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066A FREESCALE

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066A MOTOROLA

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066AJ MOTOROLA

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066J MOTOROLA

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066J ONSEMI

获取价格

Quad Analog Switch/Multiplexer/Demultiplexer
MC54HC4066JD ROCHESTER

获取价格

SPST
MC54HC4066JDS MOTOROLA

获取价格

SPST, 4 Func, CMOS, CDIP14