5秒后页面跳转
捷配首页

Datasheet > MC14510BD
MC14510BD PDF预览

MC14510BD

更新时间： 2024-11-08 22:58:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 计数器
页数 文件大小 规格书
10页 284K
描述
BCD Up/Down Counter

阅读下载

中文翻译

获取价格

MC14510BD 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：SOP,Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.9
其他特性：TCO OUTPUT计数方向：BIDIRECTIONAL
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e0长度：9.9 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：DECADE COUNTER工作模式：SYNCHRONOUS
位数：4功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE传播延迟（tpd）：630 ns
认证状态：Not Qualified座面最大高度：1.75 mm
最大供电电压 (Vsup)：18 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
触发器类型：POSITIVE EDGE宽度：3.9 mm
最小 fmax：1.5 MHzBase Number Matches：1

MC14510BD 数据手册

 浏览型号MC14510BD的Datasheet PDF文件第2页浏览型号MC14510BD的Datasheet PDF文件第3页浏览型号MC14510BD的Datasheet PDF文件第4页浏览型号MC14510BD的Datasheet PDF文件第5页浏览型号MC14510BD的Datasheet PDF文件第6页浏览型号MC14510BD的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The MC14510B synchronous up/down BCD counter is constructed with  
MOS P–channel and N–channel enhancement mode devices in a monolithic  
structure. The counter consists of type D flip–flop stages with a gating  
structure to provide type T flip–flop capability.  
L SUFFIX  
CERAMIC  
CASE 620  
This counter can be preset by applying the desired value in BCD to the  
Preset inputs (P1, P2, P3, P4) and then bringing the Preset Enable (PE)  
high. The direction of counting is controlled by applying a high (for up  
counting) or a low (for down counting) to the UP/DOWN input. The state of  
the counter changes on the positive transition of the clock input.  
Cascading can be accomplished by connecting the Carry Out to the  
Carry In of the next stage while clocking each counter in parallel. The  
outputs (Q1, Q2, Q3, Q4) can be reset to a low state by applying a high to the  
Reset (R) pin.  
P SUFFIX  
PLASTIC  
CASE 648  
D SUFFIX  
SOIC  
This CMOS counter finds primary use in up/down and difference counting.  
Other applications include: (1) Frequency synthesizer applications where  
low power dissipation and/or high noise immunity is desired, (2) Analog–to–  
digital and digital–to–analog conversions, and (3) Magnitude and sign  
generation.  
CASE 751B  
ORDERING INFORMATION  
MC14XXXBCP  
MC14XXXBCL  
MC14XXXBD  
Plastic  
Ceramic  
SOIC  
•
•
•
•
Diode Protection on All Inputs  
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
Internally Synchronous for High Speed  
Logic Edge–Clocked Design — Count Occurs on Positive Going Edge  
of Clock  
T
A
= – 55° to 125°C for all packages.  
BLOCK DIAGRAM  
•
•
Asynchronous Preset Enable Operation  
Capable of Driving Two Low–power TTL Loads or One Low–power  
Schottky TTL Load Over the Rated Temperature Range.  
1
5
PE  
Q1  
Q2  
6
CARRY IN  
R
MAXIMUM RATINGS* (Voltages Referenced to V  
)
9
11  
SS  
10  
UP/DOWN  
Symbol  
Parameter  
DC Supply Voltage  
Value  
Unit  
V
15  
4
12  
CLOCK  
P1  
P2  
Q3  
Q4  
14  
2
V
DD  
– 0.5 to + 18.0  
V , V  
Input or Output Voltage (DC or Transient)  
– 0.5 to V  
DD  
+ 0.5  
V
in out  
I , I  
13  
3
P3  
P4  
Input or Output Current (DC or Transient),  
per Pin  
± 10  
mA  
in out  
CARRY  
OUT  
7
P
Power Dissipation, per Package†  
Storage Temperature  
500  
mW  
C
D
V
V
= PIN 16  
= PIN 8  
DD  
SS  
T
stg  
– 65 to + 150  
260  
T
Lead Temperature (8–Second Soldering)  
C
L
* Maximum Ratings are those values beyond which damage to the may occur.  
†Temperature Derating:  
This device contains protection circuitry to  
guard against damage due to high static  
voltages or electric fields. However, pre-  
cautions must be taken to avoid applications of  
any voltage higher than maximum rated volt-  
ages to this high–impedance circuit. For proper  
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C  
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C  
TRUTH TABLE  
Preset  
Enable  
Carry In  
Up/Down  
Reset  
Clock  
Action  
No Count  
Count Up  
Count Down  
Preset  
operation, V and V  
should be constrained  
in  
out  
1
0
X
1
0
0
0
1
X
0
0
0
0
1
X
to the range V  
(V or V  
in out  
)
V
DD  
.
SS  
Unused inputs must always be tied to an  
appropriatelogic voltage level (e.g., either V  
SS  
0
0
or V ). Unused outputs must be left open.  
DD  
X
X
X
X
X
X
Reset  
X = Don’t Care  
NOTE: When counting up, the Carry Out signal is normally high, and is low only  
when Q1 and Q4 are high and Carry In is low. When counting down, Carry  
Out is low only when Q1 through Q4 and Carry In are low.  
REV 3  
1/94  
Motorola, Inc. 1995  
1234567...10

中文翻译

下载PDF

与MC14510BD相关器件

型号 品牌 获取价格 描述 数据表
MC14510BDEBS MOTOROLA

获取价格

 		Decade Counter, Synchronous, Bidirectional, CMOS, CDIP16
MC14510BDR2 MOTOROLA

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, P
MC14511 UTC

获取价格

 		BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER
MC14511_15 UTC

获取价格

 		BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER
MC14511_18 UTC

获取价格

 		BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER
MC145112 MOTOROLA

获取价格

 		CMOS LSI (LOW-POWER COMPLEMENTARY MOS) PLL FREQUENCY SYNTHESIZERS
MC145112 FREESCALE

获取价格

 		CMOS LSI (LOW-POWER COMPLEMENTARY MOS) PLL FREQUENCY SYNTHESIZERS
MC145112P FREESCALE

获取价格

 		CMOS LSI (LOW-POWER COMPLEMENTARY MOS) PLL FREQUENCY SYNTHESIZERS
MC145112P MOTOROLA

获取价格

 		CMOS LSI (LOW-POWER COMPLEMENTARY MOS) PLL FREQUENCY SYNTHESIZERS
MC145112PD MOTOROLA

获取价格

 		PLL/Frequency Synthesis Circuit, CMOS, PDIP18

与MC14510BD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证