5秒后页面跳转
MC14077BCP PDF预览

MC14077BCP

更新时间: 2024-11-19 22:58:11
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
6页 86K
描述
CMOS SSI

MC14077BCP 数据手册

 浏览型号MC14077BCP的Datasheet PDF文件第2页浏览型号MC14077BCP的Datasheet PDF文件第3页浏览型号MC14077BCP的Datasheet PDF文件第4页浏览型号MC14077BCP的Datasheet PDF文件第5页浏览型号MC14077BCP的Datasheet PDF文件第6页 
MC14070B, MC14077B  
CMOS SSI  
Quad Exclusive “OR” and “NOR” Gates  
The MC14070B quad exclusive OR gate and the MC14077B quad  
exclusive NOR gate are constructed with MOS P−channel and  
N−channel enhancement mode devices in a single monolithic  
structure. These complementary MOS logic gates find primary use  
where low power dissipation and/or high noise immunity is desired.  
http://onsemi.com  
MARKING  
DIAGRAMS  
Features  
14  
1
Supply Voltage Range = 3.0 Vdc to 18 Vdc  
All Outputs Buffered  
Capable of Driving Two Low−Power TTL Loads or One Low−Power  
Schottky TTL Load Over the Rated Temperature Range  
Double Diode Protection on All Inputs  
PDIP−14  
P SUFFIX  
CASE 646  
MC140xxBCP  
AWLYYWW  
MC14070B − Replacement for CD4030B and CD4070B Types  
MC14077B − Replacement for CD4077B Type  
Pb−Free Packages are Available*  
14  
SOIC−14  
D SUFFIX  
CASE 751A  
140xxB  
AWLYWW  
1
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
Symbol  
Parameter  
Value  
0.5 to +18.0  
Unit  
V
14  
V
DD  
DC Supply Voltage Range  
SOEIAJ−14  
F SUFFIX  
CASE 965  
MC140xxB  
AWLYWW  
V , V  
in out  
Input or Output Voltage Range  
(DC or Transient)  
0.5 to V + 0.5  
V
DD  
1
I , I  
in out  
Input or Output Current  
(DC or Transient) per Pin  
±10  
mA  
xx  
A
WL, L  
YY, Y  
= Specific Device Code  
= Assembly Location  
= Wafer Lot  
P
Power Dissipation, per Package  
(Note 1)  
500  
mW  
D
T
A
Ambient Temperature Range  
Storage Temperature Range  
55 to +125  
65 to +150  
260  
°C  
°C  
°C  
= Year  
WW, W = Work Week  
T
stg  
T
Lead Temperature  
L
(8−Second Soldering)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
Maximum ratings are those values beyond which device damage can occur.  
Maximum ratings applied to the device are individual stress limit values (not  
normal operating conditions) and are not valid simultaneously. If these limits are  
exceeded, device functional operation is not implied, damage may occur and  
reliability may be affected.  
1. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
high−impedance circuit. For proper operation, V and V should be constrained  
in  
out  
to the range V v (V or V ) v V  
.
SS  
in  
out  
DD  
Unused inputs must always be tied to an appropriate logic voltage level  
(e.g., either V or V ). Unused outputs must be left open.  
SS  
DD  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
February, 2005 − Rev. 5  
MC14070B/D  
 

MC14077BCP 替代型号

型号 品牌 替代类型 描述 数据表
CD4077BE TI

功能相似

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
MC14077BCPG ONSEMI

功能相似

CMOS SSI

与MC14077BCP相关器件

型号 品牌 获取价格 描述 数据表
MC14077BCPD MOTOROLA

获取价格

暂无描述
MC14077BCPDS MOTOROLA

获取价格

4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, PDIP14, 646-06
MC14077BCPG ONSEMI

获取价格

CMOS SSI
MC14077BD MOTOROLA

获取价格

CMOS SSI Quad Exclusive OR and NOR Gates
MC14077BD ONSEMI

获取价格

CMOS SSI
MC14077BDG ONSEMI

获取价格

CMOS SSI Quad Exclusive OR and NOR Gates
MC14077BDR2 ONSEMI

获取价格

CMOS SSI
MC14077BDR2G ONSEMI

获取价格

CMOS SSI
MC14077BF ONSEMI

获取价格

4000/14000/40000 SERIES, QUAD 2-INPUT XNOR GATE, PDSO14, EIAJ, PLASTIC, SOIC-14
MC14077BFEL ONSEMI

获取价格

CMOS SSI