SEMICONDUCTOR TECHNICAL DATA
L SUFFIX
CERAMIC
CASE 632
The MC14000UB dual 3–input NOR gate plus inverter is constructed with
MOS P–channel and N–channel enhancement mode devices in a single
monolithic structure. These complementary MOS logic gates find primary
use where low power dissipation and/or high noise immunity is desired.
P SUFFIX
PLASTIC
CASE 646
•
•
•
•
Diode Protection on All Inputs
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Logic Swing Independent of Fanout
Pin–for–Pin Replacement for CD4000UB
D SUFFIX
SOIC
CASE 751A
MAXIMUM RATINGS* (Voltages Referenced to V
)
SS
Symbol
Parameter
DC Supply Voltage
Value
Unit
V
ORDERING INFORMATION
V
DD
– 0.5 to + 18.0
MC14XXXUBCP
MC14XXXUBCL
MC14XXXUBD
Plastic
Ceramic
SOIC
V , V
in out
Input or Output Voltage (DC or Transient)
– 0.5 to V
DD
+ 0.5
V
l , l
in out
Input or Output Current (DC or Transient),
per Pin
± 10
mA
T
= – 55° to 125°C for all packages.
A
P
Power Dissipation, per Package†
Storage Temperature
500
mW
C
D
T
stg
– 65 to + 150
260
LOGIC DIAGRAM
T
Lead Temperature (8–Second Soldering)
C
3
L
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
4
6
Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C
Ceramic “L” Packages: – 12 mW/ C From 100 C To 125 C
5
11
12
10
9
13
CIRCUIT SCHEMATIC
14 11 12 13
8
V
8
DD
V
V
= PIN 14
= PIN 7
DD
SS
3
4
5
PIN ASSIGNMENT
9
NC
NC
1
2
3
4
14
13
12
11
V
DD
IN 3
IN 2
IN 1
B
B
B
IN 1
A
A
A
IN 2
IN 3
OUT
5
6
10
9
OUT
B
C
OUT
V
A
SS
7
6
10
V
7
8
IN 1
C
SS
NC = NO CONNECTION
REV 3
1/94
Motorola, Inc. 1995
MC14000UB
2
MOTOROLA CMOS LOGIC DATA