5秒后页面跳转
MC10H176FNG PDF预览

MC10H176FNG

更新时间: 2024-11-04 05:10:23
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
7页 153K
描述
Hex D Master−Slave Flip−Flop

MC10H176FNG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QLCC
包装说明:QCCJ, LDCC20,.4SQ针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:7.18
Is Samacsys:N系列:10H
JESD-30 代码:S-PQCC-J20JESD-609代码:e3
长度:8.965 mm逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:250000000 Hz位数:6
功能数量:1端子数量:20
最高工作温度:75 °C最低工作温度:
输出特性:OPEN-EMITTER输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER包装方法:RAIL
峰值回流温度(摄氏度):260最大电源电流(ICC):123 mA
传播延迟(tpd):2.2 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:FF/Latches
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Tin (Sn)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
触发器类型:POSITIVE EDGE宽度:8.965 mm
最小 fmax:250 MHzBase Number Matches:1

MC10H176FNG 数据手册

 浏览型号MC10H176FNG的Datasheet PDF文件第2页浏览型号MC10H176FNG的Datasheet PDF文件第3页浏览型号MC10H176FNG的Datasheet PDF文件第4页浏览型号MC10H176FNG的Datasheet PDF文件第5页浏览型号MC10H176FNG的Datasheet PDF文件第6页浏览型号MC10H176FNG的Datasheet PDF文件第7页 
MC10H176  
Hex D Master−Slave  
Flip−Flop  
Description  
The MC10H176 contains six master slave type D flipflops with a  
common clock. This MECL 10Hpart is a functional/pinout  
duplication of the standard MECL 10Kfamily part, with 100%  
improvement in clock frequency and propagation delay and no  
increase in powersupply current.  
http://onsemi.com  
MARKING DIAGRAMS*  
Features  
16  
Propagation Delay, 1.7 ns Typical  
Power Dissipation, 460 mW Typical  
MC10H176L  
AWLYYWW  
Improved Noise Margin 150 mV (Over Operating Voltage and  
1
Temperature Range)  
CDIP16  
L SUFFIX  
CASE 620A  
Voltage Compensated  
MECL 10K Compatible  
PbFree Packages are Available*  
16  
1
CLOCKED TRUTH TABLE  
MC10H176P  
AWLYYWWG  
16  
1
C
Q
X
L
Q
n+1  
L
Q
n
PDIP16  
P SUFFIX  
CASE 648  
H *  
H *  
L
H
H
10H176  
ALYWG  
* A clock H is a clock transition from  
a low to a high state.  
DIP  
SOEIAJ16  
CASE 966  
PIN ASSIGNMENT  
1 20  
V
V
CC2  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CC1  
Q0  
Q5  
10H176G  
AWLYYWW  
20  
1
Q1  
Q2  
D0  
D1  
D2  
Q4  
Q3  
PLLC20  
FN SUFFIX  
CASE 775  
D5  
D4  
A
= Assembly Location  
= Year  
D3  
WL, L = Wafer Lot  
YY, Y  
WW, W = Work Week  
V
CLOCK  
EE  
G
= PbFree Package  
Pin assignment is for DualinLine Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
*For additional marking information, refer to  
Application Note AND8002/D.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
February, 2006 Rev. 7  
MC10H176/D  

MC10H176FNG 替代型号

型号 品牌 替代类型 描述 数据表
MC10H176FN ONSEMI

完全替代

Hex D Master−Slave Flip−Flop
MC10H186FNG ONSEMI

完全替代

Hex D Master−Slave Flip−Flop with Reset

与MC10H176FNG相关器件

型号 品牌 获取价格 描述 数据表
MC10H176FNR2 ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176FNR2G ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176L ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176L MOTOROLA

获取价格

Hex D Master-Slave Flip-Flop
MC10H176LDS MOTOROLA

获取价格

D Flip-Flop, 6-Func, Master-slave Triggered, ECL, CDIP16
MC10H176M ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176MEL ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176MELG ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176MG ONSEMI

获取价格

Hex D Master−Slave Flip−Flop
MC10H176P ONSEMI

获取价格

Hex D Master−Slave Flip−Flop