5秒后页面跳转
MC100ES7011PDR2 PDF预览

MC100ES7011PDR2

更新时间: 2024-12-01 15:40:55
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
4页 81K
描述
100E SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, PLASTIC, SOIC-8

MC100ES7011PDR2 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.68系列:100E
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G8
长度:4.9 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:8实输出次数:2
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.05 ns
座面最大高度:1.75 mm子类别:Clock Driver
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

MC100ES7011PDR2 数据手册

 浏览型号MC100ES7011PDR2的Datasheet PDF文件第2页浏览型号MC100ES7011PDR2的Datasheet PDF文件第3页浏览型号MC100ES7011PDR2的Datasheet PDF文件第4页 
Freescale Semiconductor, Inc.  
TECHNICAL DATA  
Order number: MC100ES7011P  
Rev 0, 05/2004  
Product Preview  
MC100ES7011P  
Low Voltage 1:2 Differential PECL  
Clock Fanout Buffer  
The MC100ES7011P is a low voltage 1:2 Differential PECL to LVDS clock  
fanout buffer. Designed for the most demanding clock distribution systems, the  
MC100ES7011P supports various applications that require the distribution of  
precisely aligned differential clock signals. Using SiGe technology and a fully  
differential architecture, the device offers very low skew outputs and superior  
digital signal characteristics. Target applications for this clock driver are in high  
performance clock distribution in computing, networking and  
1:2 DIFFERENTIAL PECL TO LVDS  
CLOCK FANOUT DRIVER  
telecommunication systems.  
Features  
1:2 differential clock fanout buffer  
50 ps maximum device skew  
D SUFFIX  
8-LEAD SOIC PACKAGE  
CASE 751-06  
SiGe Technology  
Supports DC to 1000 MHz operation  
LVDS compatible differential clock outputs  
PECL compatible differential clock inputs  
3.3V power supply  
ORDERING INFORMATION  
Supports industrial temperature range  
Standard 8 lead SOIC package  
Device  
Package  
SO-8  
MC100ES7011PD  
MC100ES7011PDR2  
SO-8  
PIN DESCRIPTION  
1
8
7
VCC  
Q0  
Q0  
Q1  
Pin  
D, D  
Function  
ECL Data Inputs  
LVDS Data Outputs  
Positive Supply  
Qn, Qn  
VCC  
2
D
D
VEE  
Negative Supply  
6
5
3
4
VEE  
Q1  
Figure 1. 8-Lead Pinout (Top View) and Logic Diagram  
This document contains certain information on a new product.  
Specifications and information herein are subject to change without notice.  
746  
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA  

与MC100ES7011PDR2相关器件

型号 品牌 获取价格 描述 数据表
MC100ES7111 MOTOROLA

获取价格

LOW VOLTAGE 1:10 DIFFERENTIAL LVDS CLOCK FANOUT BUFFER
MC100ES7111FA MOTOROLA

获取价格

LOW VOLTAGE 1:10 DIFFERENTIAL LVDS CLOCK FANOUT BUFFER
MC100ES8011PD IDT

获取价格

Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, SO
MC100ES8011PDR2 IDT

获取价格

Low Skew Clock Driver, 100E Series, 2 True Output(s), 0 Inverted Output(s), ECL, PDSO8, SO
MC100ES8014 IDT

获取价格

Low Voltage 1:5 Differential LVDS Clock Fanout Buffer
MC100ES8111 MOTOROLA

获取价格

Low Voltage 1:10 Differential HSTL Clock Fanout Buffer
MC100ES8111ACR2 NXP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MC100ES8111ACR2 IDT

获取价格

Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP32,
MC100ES8111FA MOTOROLA

获取价格

Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP32,
MC100ES8111FA IDT

获取价格

Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP32,