5秒后页面跳转
MC100E452 PDF预览

MC100E452

更新时间: 2024-09-30 22:46:23
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
4页 115K
描述
5-BIT DIFFERENTIAL REGISTER

MC100E452 数据手册

 浏览型号MC100E452的Datasheet PDF文件第2页浏览型号MC100E452的Datasheet PDF文件第3页浏览型号MC100E452的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E452 is a 5-bit differential register with differential data  
(inputs and outputs) and clock. The registers are triggered by a positive  
transition of the positive clock (CLK) input. A high on the Master Reset  
(MR) asynchronously resets all registers so that the Q outputs go LOW.  
The differential input structures are clamped so that the inputs of  
unused registers can be left open without upsetting the bias network of  
the device. The clamping action will assert the D and the CLK sides of the  
inputs. Because of the edge triggered flip-flop nature of the device  
simultaneously opening both the clock and data inputs will result in an  
output which reaches an unidentified but valid state. Note that the input  
5-BIT DIFFERENTIAL  
REGISTER  
clamps only operate when both inputs fall to 2.5V below V  
.
CC  
The fully differential design of the device makes it ideal for very high  
frequency applications where a registered data path is necessary.  
Differential D, CLK and Q; V  
BB  
Reference Available  
1100MHz Min. Toggle Frequency  
Asynchronous Master Reset  
Extended 100E V  
Range of – 4.2V to – 5.46V  
Pinout: 28-Lead PLCC (Top View)  
EE  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
D
D
D
D
V
Q
Q
4
3
3
4
4
CCO  
21  
4
25  
24  
23  
22  
20  
19  
18  
17  
Q
Q
V
MR  
CLK  
CLK  
26  
3
27  
28  
1
3
LOGIC DIAGRAM  
16  
15  
CC  
D
D
0
0
D
Q
Q
Q
0
0
V
Q
EE  
2
2
V
2
3
4
14  
13  
12  
Q
BB  
R
R
D
2
Q
1
1
D
D
1
1
D
Q
Q
Q
1
1
D
2
Q
5
6
7
8
9
10  
11  
D
D
D
D
V
Q
Q
0
1
1
0
0
CCO  
0
D
D
2
2
Q
Q
Q
Q
Q
D
* All V  
and V  
CCO  
pins are tied together on the die.  
2
2
CC  
R
D
D
3
3
Q
Q
D
D
3
3
R
R
PIN NAMES  
Pin  
D
D
4
4
Q
Q
4
4
Function  
D[0:4], D[0:4]  
MR  
CLK, CLK  
VBB  
Differential Data Inputs  
Master Reset Input  
Differential Clock Input  
VBB Reference Output  
Differential Data Outputs  
CLK  
CLK  
MR  
Q[0:4], Q[0:4]  
V
BB  
12/93  
Motorola, Inc. 1996  
REV 2  

与MC100E452相关器件

型号 品牌 获取价格 描述 数据表
MC100E452FN MOTOROLA

获取价格

5-BIT DIFFERENTIAL REGISTER
MC100E452FN ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC100E452FNG ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC100E452FNR2 ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC100E452FNR2G ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC100E457 ONSEMI

获取价格

TRIPLE DIFFERENTIAL 2:1 MULTIPLEXER
MC100E457FN MOTOROLA

获取价格

TRIPLE DIFFERENTIAL 2:1 MULTIPLEXER
MC100E457FN ONSEMI

获取价格

5V ECL Triple Differential 2:1 Multiplexer
MC100E457FN ROCHESTER

获取价格

100E SERIES, TRIPLE 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PQCC28, PLASTIC, L
MC100E457FNG ONSEMI

获取价格

5V ECL Triple Differential 2:1 Multiplexer