MACH230-10

更新时间： 2024-10-28 22:51:31

品牌	Logo	应用领域
莱迪思 - LATTICE		可编程逻辑
页数	文件大小	规格书
29页	228K
描述
High-Density EE CMOS Programmable Logic

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MACH230-10 数据手册

FINAL

COM’L: -10/15/20

IND: -18/24

Lattice Semiconductor

MACH230-10/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

84 Pins

64 Outputs

128 Flip-flops; 4 clock choices

128 Macrocells

8 “PAL26V16” blocks with buried macrocells

10 ns t_PDCommercial

18 ns t_PDIndustrial

Pin-compatible with MACH130, MACH131,

MACH231, and MACH435

100 MHz f_CNT

70 Inputs

GENERAL DESCRIPTION

TheMACH230isamemberofthehigh-performance

EE CMOS MACH 2 device family. This device has ap-

proximately twelve times the logic macrocell capability

of the popular PAL22V10 without loss of speed.

latched, or combinatorial outputs with programmable

polarity. If a registered configuration is chosen, the reg-

ister can be configured as D-type or T-type to help

reduce the number of product terms. The register type

decision can be made by the designer or by the soft-

ware. All output macrocells can be connected to an I/O

cell. If a buried macrocell is desired, the internal feed-

back path from the macrocell can be used, which frees

up the I/O pin for use as an input.

The MACH230 consists of eight PAL blocks intercon-

nected by a programmable switch matrix. The switch

matrix connects the PAL blocks to each other and to all

input pins, providing a high degree of connectivity be-

tween the fully-connected PAL blocks. This allows

designs to be placed and routed efficiently.

The MACH230 has dedicated buried macrocells which,

in addition to the capabilities of the output macrocell,

also provide input registers for use in synchronizing

signals and reducing setup time requirements.

The MACH230 has two kinds of macrocell: output and

buried. The output macrocell provides registered,

BLOCK DIAGRAM

If you would like to view

Block Diagram in full size,

please click on the box.

Publication# 14132 Rev. I

Issue Date: May 1995

Amendment/0

12 3 4 5 6 7...29

中文翻译

下载PDF

与MACH230-10相关器件

型号	品牌	获取价格	描述	数据表
MACH230-10JC	LATTICE	获取价格	High-Density EE CMOS Programmable Logic
MACH230-15JC	LATTICE	获取价格	High-Density EE CMOS Programmable Logic
MACH230-20JC	LATTICE	获取价格	High-Density EE CMOS Programmable Logic
MACH231-10JC	LATTICE	获取价格	EE PLD, 10ns, CMOS, PQCC84,
MACH231-10JC/1	LATTICE	获取价格	High-Performance EE CMOS Programmable Logic
MACH231-10JI	LATTICE	获取价格	EE PLD, 12ns, CMOS, PQCC84,
MACH231-10JI/1	LATTICE	获取价格	EE PLD, 12ns, CMOS, PQCC84,
MACH231-12JC	LATTICE	获取价格	EE PLD, 12ns, CMOS, PQCC84, PLASTIC, LCC-84
MACH231-12JC/1	LATTICE	获取价格	High-Performance EE CMOS Programmable Logic
MACH231-12JI	LATTICE	获取价格	EE PLD, 14ns, CMOS, PQCC84,