5秒后页面跳转
MACH230-15JC PDF预览

MACH230-15JC

更新时间: 2024-10-28 22:51:31
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
29页 228K
描述
High-Density EE CMOS Programmable Logic

MACH230-15JC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:PLASTIC, LCC-84
针数:84Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.73Is Samacsys:N
其他特性:NO最大时钟频率:50 MHz
系统内可编程:NOJESD-30 代码:S-PQCC-J84
JESD-609代码:e0JTAG BST:NO
长度:29.2862 mm湿度敏感等级:3
专用输入次数:2I/O 线路数量:64
宏单元数:128端子数量:84
最高工作温度:70 °C最低工作温度:
组织:2 DEDICATED INPUTS, 64 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC84,1.2SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:5 V
可编程逻辑类型:EE PLD传播延迟:15 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Programmable Logic Devices最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD宽度:29.2862 mm
Base Number Matches:1

MACH230-15JC 数据手册

 浏览型号MACH230-15JC的Datasheet PDF文件第2页浏览型号MACH230-15JC的Datasheet PDF文件第3页浏览型号MACH230-15JC的Datasheet PDF文件第4页浏览型号MACH230-15JC的Datasheet PDF文件第5页浏览型号MACH230-15JC的Datasheet PDF文件第6页浏览型号MACH230-15JC的Datasheet PDF文件第7页 
FINAL  
COM’L: -10/15/20  
IND: -18/24  
Lattice Semiconductor  
MACH230-10/15/20  
High-Density EE CMOS Programmable Logic  
DISTINCTIVE CHARACTERISTICS  
84 Pins  
64 Outputs  
128 Flip-flops; 4 clock choices  
128 Macrocells  
8 “PAL26V16” blocks with buried macrocells  
10 ns tPD Commercial  
18 ns tPD Industrial  
Pin-compatible with MACH130, MACH131,  
MACH231, and MACH435  
100 MHz fCNT  
70 Inputs  
GENERAL DESCRIPTION  
TheMACH230isamemberofthehigh-performance  
EE CMOS MACH 2 device family. This device has ap-  
proximately twelve times the logic macrocell capability  
of the popular PAL22V10 without loss of speed.  
latched, or combinatorial outputs with programmable  
polarity. If a registered configuration is chosen, the reg-  
ister can be configured as D-type or T-type to help  
reduce the number of product terms. The register type  
decision can be made by the designer or by the soft-  
ware. All output macrocells can be connected to an I/O  
cell. If a buried macrocell is desired, the internal feed-  
back path from the macrocell can be used, which frees  
up the I/O pin for use as an input.  
The MACH230 consists of eight PAL blocks intercon-  
nected by a programmable switch matrix. The switch  
matrix connects the PAL blocks to each other and to all  
input pins, providing a high degree of connectivity be-  
tween the fully-connected PAL blocks. This allows  
designs to be placed and routed efficiently.  
The MACH230 has dedicated buried macrocells which,  
in addition to the capabilities of the output macrocell,  
also provide input registers for use in synchronizing  
signals and reducing setup time requirements.  
The MACH230 has two kinds of macrocell: output and  
buried. The output macrocell provides registered,  
BLOCK DIAGRAM  
If you would like to view  
Block Diagram in full size,  
please click on the box.  
Publication# 14132 Rev. I  
Issue Date: May 1995  
Amendment/0  

MACH230-15JC 替代型号

型号 品牌 替代类型 描述 数据表
ISPLSI1032E-70LJN LATTICE

完全替代

EE PLD, 17.5ns, 128-Cell, CMOS, PQCC84, LEAD FREE, PLASTIC, LCC-84
ISPLSI1032E-70LJI LATTICE

完全替代

High-Density Programmable Logic
ISPLSI1032-80LJ LATTICE

完全替代

In-System Programmable High Density PLD

与MACH230-15JC相关器件

型号 品牌 获取价格 描述 数据表
MACH230-20JC LATTICE

获取价格

High-Density EE CMOS Programmable Logic
MACH231-10JC LATTICE

获取价格

EE PLD, 10ns, CMOS, PQCC84,
MACH231-10JC/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH231-10JI LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC84,
MACH231-10JI/1 LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC84,
MACH231-12JC LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC84, PLASTIC, LCC-84
MACH231-12JC/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH231-12JI LATTICE

获取价格

EE PLD, 14ns, CMOS, PQCC84,
MACH231-12JI/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH231-14JI/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic