Datasheet > M4A3-512/256-7FAC

M4A3-512/256-7FAC

更新时间： 2024-10-30 03:51:03

品牌	Logo	应用领域
莱迪思 - LATTICE		可编程逻辑
页数	文件大小	规格书
62页	1139K
描述
High Performance E 2 CMOS In-System Programmable Logic

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

M4A3-512/256-7FAC 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	FPBGA-388	针数：	388
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.88
Base Number Matches：	1

M4A3-512/256-7FAC 数据手册

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第2页

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第3页

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第4页

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第5页

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第6页

浏览型号M4A3-512/256-7FAC的Datasheet PDF文件第7页

ispMACH^™4A CPLD Family

High Performance E²CMOS^®

In-System Programmable Logic

FEATURES

High-performance, E CMOS 3.3-V & 5-V CPLD families

Flexible architecture for rapid logic designs

— Excellent First-Time-Fit

— SpeedLocking

and reﬁt feature

performance for guaranteed ﬁxed timing

— Central, input and output switch matrices for 100% routability and 100% pin-out retention

High speed

— 5.0ns t Commercial and 7.5ns t Industrial

— 182MHz f

CNT

32 to 512 macrocells; 32 to 768 registers

44 to 388 pins in PLCC, PQFP, TQFP, BGA, fpBGA and caBGA packages

Flexible architecture for a w ide range of design styles

— D/T registers and latches

— Synchronous or asynchronous mode

— Dedicated input registers

— Programmable polarity

— Reset/ preset swapping

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— JTAG (IEEE 1149.1) compliant for boundary scan testing

— 3.3-V & 5-V JTAG in-system programming

— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system designs

— Programmable pull-up or Bus-Friendly inputs and I/Os

— Hot-socketing

— Programmable security bit

— Individual output slew rate control

Advanced E CMOS process provides high-performance, cost-effective solutions

Supported by ispDesignEXPERT softw are for rapid logic development

— Supports HDL design methodologies with results optimized for ispMACH 4A

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and third-party hardw are programming support

— LatticePRO

equipment

software for in-system programmability support on PCs and automated test

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

and System General

Publication# ISPM4A Rev: D

Amendment/0

Issue Date: August 2000

12 3 4 5 6 7...62

中文翻译

下载PDF

与M4A3-512/256-7FAC相关器件

型号	品牌	获取价格	描述	数据表
M4A3-512/256-7FANC	LATTICE	获取价格	EE PLD, 7.5ns, CMOS, PBGA388, FPBGA-388
M4A3-64/32-10JC	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10JI	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10JNC	LATTICE	获取价格	EE PLD, 10ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44
M4A3-64/32-10VC	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10VC48	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10VI	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10VI48	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-64/32-10VNC48	LATTICE	获取价格	EE PLD, 10ns, 64-Cell, CMOS, PQFP48, 1.40 MM HEIGHT, LEAD FREE, TQFP-48
M4A3-64/32-12JI	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic

与M4A3-512/256-7FAC相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

16
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

19
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

43
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

50

产品中心

服务支持

精选活动

关于我们

帮助中心

M4A3-512/256-7FAC

M4A3-512/256-7FAC 技术参数

M4A3-512/256-7FAC 数据手册

与M4A3-512/256-7FAC相关器件

与M4A3-512/256-7FAC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M4A3-512/256-7FAC

M4A3-512/256-7FAC 技术参数

M4A3-512/256-7FAC 数据手册

与M4A3-512/256-7FAC相关器件

与M4A3-512/256-7FAC相关文章

您还可以找

您在本页遇到什么问题？