5秒后页面跳转
M4A3-128/64-65FAC PDF预览

M4A3-128/64-65FAC

更新时间: 2024-10-29 18:46:11
品牌 Logo 应用领域
莱迪思 - LATTICE 时钟输入元件可编程逻辑
页数 文件大小 规格书
62页 2620K
描述
EE PLD, 6.5ns, CMOS, PBGA100, 0.80 MM PITCH, FBGA-100

M4A3-128/64-65FAC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:0.80 MM PITCH, FBGA-100针数:100
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
最大时钟频率:95.2 MHzJESD-30 代码:S-PBGA-B100
JESD-609代码:e0长度:10 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:64端子数量:100
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 64 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):240可编程逻辑类型:EE PLD
传播延迟:6.5 ns认证状态:Not Qualified
座面最大高度:1.5 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:10 mmBase Number Matches:1

M4A3-128/64-65FAC 数据手册

 浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第2页浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第3页浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第4页浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第5页浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第6页浏览型号M4A3-128/64-65FAC的Datasheet PDF文件第7页 
MACH 4 CPLD Family  
High Performance EE CMOS  
Programmable Logic  
FEATURES  
  High-performance, EE CMOS 3.3-V & 5-V CPLD families  
  Flexible architecture for rapid logic designs  
TM  
— Excellent First-Time-Fit  
— SpeedLocking  
and refit feature  
TM  
performance for guaranteed fixed timing  
— Central, input and output switch matrices for 100% routability and 100% pin-out retention  
  High speed  
— 5.0ns t Commercial and 7.5ns t Industrial  
PD  
PD  
— 182MHz f  
CNT  
  32 to 512 macrocells; 32 to 768 registers  
  44 to 352 pins in PLCC, PQFP, TQFP, BGA, or fpBGA packages  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— JTAG (IEEE 1149.1) compliant for boundary scan testing  
— 3.3-V & 5-V JTAG in-system programming  
— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system designs  
TM  
— Programmable pull-up or Bus-Friendly inputs and I/Os  
— Hot-socketing  
— Programmable security bit  
— Individual output slew rate control  
  Flexible architecture for a w ide range of design styles  
— D/T registers and latches  
— Synchronous or asynchronous mode  
— Dedicated input registers  
— Programmable polarity  
— Reset/ preset swapping  
  Advanced EE CMOS process provides high-performance, cost-effective solutions  
TM  
  Supported by Vantis DesignDirect  
softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for Vantis  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice/Vantis and third-party hardw are programming support  
TM  
®
Lattice/VantisPRO (formerly known as MACHPRO ) software for in-system programmability  
support on PCs and automated test equipment  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 1 7466  
Amendment/0  
Rev: J  
Issue Date: May 1 999  

与M4A3-128/64-65FAC相关器件

型号 品牌 获取价格 描述 数据表
M4A3-128/64-65FANC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PBGA100, 0.80 MM PITCH, FBGA-100
M4A3-128/64-65VNC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PQFP100, TQFP-100
M4A3-128/64-65YNC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PQFP100, PLASTIC, QFP-100
M4A3-128/64-6VC LATTICE

获取价格

EE PLD, 6ns, 128-Cell, CMOS, PQFP100, TQFP-100
M4A3-128/64-6YNC LATTICE

获取价格

EE PLD, 6ns, CMOS, PQFP100, PLASTIC, QFP-100
M4A3-128/64-7CAC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4A3-128/64-7CAI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4A3-128/64-7CANC LATTICE

获取价格

EE PLD, 7.5ns, CMOS, PBGA100, CABGA-100
M4A3-128/64-7VC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4A3-128/64-7VI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic