5秒后页面跳转
LXT6051QE PDF预览

LXT6051QE

更新时间: 2024-01-17 07:53:08
品牌 Logo 应用领域
LevelOne ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
144页 1722K
描述
Terminator, 1-Func, CMOS, PQFP208, PLASTIC, QFP-208

LXT6051QE 技术参数

生命周期:Transferred零件包装代码:QFP
包装说明:,针数:208
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.44Is Samacsys:N
应用程序:SDHJESD-30 代码:S-PQFP-G208
功能数量:1端子数量:208
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装形状:SQUARE
封装形式:FLATPACK认证状态:Not Qualified
标称供电电压:3.3 V表面贴装:YES
技术:CMOS电信集成电路类型:ATM/SONET/SDH TERMINATOR
温度等级:INDUSTRIAL端子形式:GULL WING
端子位置:QUADBase Number Matches:1

LXT6051QE 数据手册

 浏览型号LXT6051QE的Datasheet PDF文件第1页浏览型号LXT6051QE的Datasheet PDF文件第2页浏览型号LXT6051QE的Datasheet PDF文件第3页浏览型号LXT6051QE的Datasheet PDF文件第5页浏览型号LXT6051QE的Datasheet PDF文件第6页浏览型号LXT6051QE的Datasheet PDF文件第7页 
LXT6051 STM-1/0 SDH Overhead Terminator  
Interrupt Handling .................................................................................................................................... ..81  
Interrupt Sources ................................................................................................................................ ..81  
Interrupt Enables ................................................................................................................................ ..82  
Interrupt Clearing ................................................................................................................................ ..82  
Status Registers Access ..................................................................................................................... ..82  
C2, K3, K2, K1 and S1 Receive Byte Registers Access...................................................................... ..82  
Counter Reading ...................................................................................................................................... ..82  
Register Address Map ............................................................................................................................. ..83  
Global Registers ....................................................................................................................................... ..88  
OCR1—Operational Configuration 1 (50H) ............................................................................................. ..88  
OCR2—Operational Configuration 2 (51H) ............................................................................................. ..89  
CHIP_ID—Chip ID Number (52H) ........................................................................................................... ..90  
BUF_ACNTS—Buffer All Counters (54H) ................................................................................................ ..90  
Receive Regenerator Section Termination Registers............................................................................ ..91  
R_RSTC1—Receive RST Configuration 1 (40H) .................................................................................... ..91  
R_RSTC2—Receive RST Configuration 2 (47H) .................................................................................... ..92  
LOF_LMN—Loss of Frame L, M, & N Configuration (41–42H) ................................................................ ..92  
OOF_ECNT—Out Of Frame Event Counter (44–43H)............................................................................. ..93  
B1_ERRCNT—B1 Error Counter (46–45H) ............................................................................................. ..93  
Receive Regenerator and Multiplexer Section Termination Registers................................................. ..94  
J0_RSTR_C—J0 Expected String Control (0EH) .................................................................................... ..94  
J0_RSTR_D—J0 Expected String Data (0FH) ........................................................................................ ..94  
WINSZ_SB2—Window Size for Setting ExcB2ErrSt (1C–1BH)................................................................ . 95  
CWIN_SB2—Consecutive Windows for Setting ExcB2ErrSt (1DH)......................................................... ..95  
E#_EXCWIN—Number of Errs/Win for Excessively Errored Window (1EH)............................................ ..95  
WINSZ_C2—Window Size for Clearing ExcB2ErrSt (16–15H) ................................................................ ..95  
CWIN_CB2—Consecutive Windows for Clearing ExcB2ErrSt (17H)........................................................ . 96  
E#_NEXCWIN—Number of Errs/Win for Non-Excessively Errored Window (18H).................................. ..96  
B2_BLKCNT—B2 Block Error Counter (11–10H) .................................................................................... ..96  
B2_BIPCNT—B2 BIP Error Counter (14–12H) ........................................................................................ ..96  
MR_BLKCNT—MST REI Block Error Counter (0A–09H)......................................................................... ..97  
MR_BIPCNT—MST REI BIP Error Counter (0D–0BH) ............................................................................ ..97  
R_K1—Received K1 byte (00H) .............................................................................................................. ..97  
R_K2—Received K2 Byte (01H) .............................................................................................................. ..97  
R_S1—Received S1 byte (02H) .............................................................................................................. ..97  
R_NU1_8—Received Nu1_8 byte (03H) ................................................................................................. ..98  
R_NU1_9—Received Nu1_9 byte (04H) ................................................................................................. ..98  
R_NU2_8—Received Nu2_8 byte (05H) ................................................................................................. ..98  
R_NU2__9—Received Nu2_9 byte (06H) ............................................................................................... ..98  
R_NU9_8—Received Nu9_8 byte (07H) ................................................................................................. ..98  
R_NU9_9—Received Nu9_9 byte (08H) ................................................................................................. ..98  
Receive Multiplexer Section Protection Registers................................................................................. ..99  
4
)

与LXT6051QE相关器件

型号 品牌 获取价格 描述 数据表
LXT6155 INTEL

获取价格

155 Mbps SDH/SONET/ATM Transceiver
LXT6155LE INTEL

获取价格

155 Mbps SDH/SONET/ATM Transceiver
LXT6234 INTEL

获取价格

E-Rate Multiplexer
LXT6251A ETC

获取价格

ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC
LXT6251QE LevelOne

获取价格

Support Circuit, 1-Func, CMOS, PQFP208, PLASTIC, QFP-208
LXT6282 INTEL

获取价格

Telecom IC, PQFP144,
LXT6282LE LevelOne

获取价格

PCM Transceiver, 8-Func, PQFP144, PLASTIC, QFP-144
LXT6282LE INTEL

获取价格

PCM Transceiver, 1-Func, PQFP144, 1.40 MM HEIGHT, LQFP-144
LXT901 LevelOne

获取价格

8QLYHUVDO (WKHUQHW 7UDQVFHLYHU
LXT901/LXT907 ETC

获取价格

LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC6