5秒后页面跳转
LXT6251A PDF预览

LXT6251A

更新时间: 2024-01-07 09:55:25
品牌 Logo 应用领域
其他 - ETC 异步传输模式ATM
页数 文件大小 规格书
76页 855K
描述
ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC

LXT6251A 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP,针数:208
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.43JESD-30 代码:S-PQFP-G208
长度:28 mm功能数量:1
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH认证状态:Not Qualified
座面最大高度:4.1 mm标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:28 mm
Base Number Matches:1

LXT6251A 数据手册

 浏览型号LXT6251A的Datasheet PDF文件第2页浏览型号LXT6251A的Datasheet PDF文件第3页浏览型号LXT6251A的Datasheet PDF文件第4页浏览型号LXT6251A的Datasheet PDF文件第5页浏览型号LXT6251A的Datasheet PDF文件第6页浏览型号LXT6251A的Datasheet PDF文件第7页 
LXT6251A  
21 E1 SDH Mapper  
Datasheet  
The LXT6251A 21E1 Mapper performs asynchronous mapping and demapping of 21 E1 PDH  
signals into SDH. The PDH side interfaces with E1 LIUs and framers via NRZ Clock & Data,  
while the SDH side uses a standard Telecom bus interface. Further processing by the companion  
LXT6051 Overhead Terminator chip creates the final STM-0 or STM-1 signal. One mapper  
provides complete processing of 21 E1s in STM-0, while three mappers can process 63 E1s in  
STM-1.  
The LXT6251A is compliant with the latest releases of ITU-T G.703 and G.707. It provides all  
the alarm and control features to easily implement the multiplexer specified in ITU-T G.783.  
Applications  
21 or 63 E1 Terminal or ADM SDH  
Multiplexer  
Digital Cross Connect System  
Digital Loop Carrier Systems (NGDLC)  
Microwave Radio System  
Product Features  
Maps and Demaps 21 E1 signals between  
PDH and SDH networks via VC-12  
asynchronous mapping.  
Multiplexes the 21 VC-12 signals into  
seven interleaved TUG-2 structures for  
STM-0 or a TUG-3 structure for STM-1  
applications.  
Configurable as a flexible Add/Drop  
Multiplexer for up to 21 E1 tributaries, with  
each E1 I/O port assignable to any TU time  
slot within an AU-3 or TUG-3.  
Performs VC-12 path overhead processing  
for all 21 VC-12s, including V5, J2 Path  
Trace, and K4 Enhanced RDI.  
Records TU pointer alarms (TU-AIS, TU-  
LOP), BIP-2 and REI error counts, TIM  
and PLM alarms, and all other V5 POH  
alarms for all 21 tributaries.  
NRZ Data and Clock interface for E1  
tributary access.  
Microprocessor/SEMF interface to set  
Signal Label, J2 Path Trace, access alarms  
and counters  
Low power CMOS technology with 3.3V  
core and 5V I/O, available in PQFP-208  
package.  
IEEE 1149.1 (JTAG) support.  
As of January 15, 2001, this document replaces the Level One document  
LXT6251 21 E1 SDH Mapper Datasheet.  
Order Number: 249300-001  
January 2001  

与LXT6251A相关器件

型号 品牌 描述 获取价格 数据表
LXT6251QE LevelOne Support Circuit, 1-Func, CMOS, PQFP208, PLASTIC, QFP-208

获取价格

LXT6282 INTEL Telecom IC, PQFP144,

获取价格

LXT6282LE LevelOne PCM Transceiver, 8-Func, PQFP144, PLASTIC, QFP-144

获取价格

LXT6282LE INTEL PCM Transceiver, 1-Func, PQFP144, 1.40 MM HEIGHT, LQFP-144

获取价格

LXT901 LevelOne 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU

获取价格

LXT901/LXT907 ETC LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC6

获取价格