DATA SHEET
JUNE 1999
Revision2.0
LXT6251
21 E1 SDH Mapper
LXT
General Description
Features
The LXT6251 21E1 Mapper performs asynchronous
mapping and demapping of 21 E1 PDH signals into SDH.
The PDH side interfaces with E1 LIUs and framers via
NRZ Clock & Data, while the SDH side uses a standard
Telecom bus interface. Further processing by the
companion LXT6051 Overhead Terminator chip creates
the final STM-0 or STM-1 signal. One mapper provides
complete processing of 21 E1s in STM-0, while three
mappers can process 63 E1s in STM-1.
• Maps and Demaps 21 E1 signals between PDH and
SDH networks via VC-12 asynchronous mapping.
• Multiplexes the 21 VC-12 signals into seven
interleaved TUG-2 structures for STM-0 or a TUG-3
structure for STM-1 applications.
• Configurable as a flexible Add/Drop Multiplexer for
up to 21 E1 tributaries, with each E1 I/O port
assignable to any TU time slot within an AU-3 or
TUG-3.
The LXT6251 is compliant with the latest releases of ITU-
T G.703 and G.707. It provides all the alarm and control
features to easily implement the multiplexer specified in
ITU-T G.783.
• Performs VC-12 path overhead processing for all 21
VC-12s, including V5, J2 Path Trace, and K4
Enhanced RDI.
• Records TU pointer alarms (TU-AIS, TU-LOP), BIP-
2 and REI error counts, TIM and PLM alarms, and all
other V5 POH alarms for all 21 tributaries.
Applications
• NRZ Data and Clock interface for E1 tributary access.
• Microprocessor/SEMF interface to set Signal Label,
J2 Path Trace, access alarms and counters
• 21 or 63 E1 Terminal or ADM SDH Multiplexer
• Digital Cross Connect System
• Low power CMOS technology with 3.3V core and 5V
I/O, available in PQFP-208 package.
• Digital Loop Carrier Systems (NGDLC)
• Microwave Radio Systems
• IEEE 1149.1 (JTAG) support.
LXT6251
Block Diagram
SETS
LXT6251
21 Channel
Mapper
4
Telecom Bus Tim ing
TX
6.48M /19.44M Clock
VC-12
Path
Term ination
Fixed
Pointer
Generator
Telecom
Bus
Interface
21
21
E1 Clock
Telecom Bus Data
FIFO,
E1 Data
S/P
E1 Line
Interface
units
LXT6051
Overhead
Terminator
M icrocontroller Interface (Intel/M otorola selectable)
21
21
E1 Clock
E1 Data
Telecom Bus Data
6.48M /19.44M Clock
Telecom Bus Tim ing
FIFO, P/S,
Desynchronizer
VC-12
Path
Term ination
Telecom
Bus
Interface
Pointer
Interpreter
4
RX
Refer to www.level1.com for most current information.
)