5秒后页面跳转
LXT6251QE PDF预览

LXT6251QE

更新时间: 2024-02-17 18:12:11
品牌 Logo 应用领域
LevelOne ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
72页 870K
描述
Support Circuit, 1-Func, CMOS, PQFP208, PLASTIC, QFP-208

LXT6251QE 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP,针数:208
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.43JESD-30 代码:S-PQFP-G208
长度:28 mm功能数量:1
端子数量:208最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH认证状态:Not Qualified
座面最大高度:4.1 mm标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:28 mm
Base Number Matches:1

LXT6251QE 数据手册

 浏览型号LXT6251QE的Datasheet PDF文件第2页浏览型号LXT6251QE的Datasheet PDF文件第3页浏览型号LXT6251QE的Datasheet PDF文件第4页浏览型号LXT6251QE的Datasheet PDF文件第5页浏览型号LXT6251QE的Datasheet PDF文件第6页浏览型号LXT6251QE的Datasheet PDF文件第7页 
DATA SHEET  
JUNE 1999  
Revision2.0  
LXT6251  
21 E1 SDH Mapper  
LXT  
General Description  
Features  
The LXT6251 21E1 Mapper performs asynchronous  
mapping and demapping of 21 E1 PDH signals into SDH.  
The PDH side interfaces with E1 LIUs and framers via  
NRZ Clock & Data, while the SDH side uses a standard  
Telecom bus interface. Further processing by the  
companion LXT6051 Overhead Terminator chip creates  
the final STM-0 or STM-1 signal. One mapper provides  
complete processing of 21 E1s in STM-0, while three  
mappers can process 63 E1s in STM-1.  
• Maps and Demaps 21 E1 signals between PDH and  
SDH networks via VC-12 asynchronous mapping.  
• Multiplexes the 21 VC-12 signals into seven  
interleaved TUG-2 structures for STM-0 or a TUG-3  
structure for STM-1 applications.  
• Configurable as a flexible Add/Drop Multiplexer for  
up to 21 E1 tributaries, with each E1 I/O port  
assignable to any TU time slot within an AU-3 or  
TUG-3.  
The LXT6251 is compliant with the latest releases of ITU-  
T G.703 and G.707. It provides all the alarm and control  
features to easily implement the multiplexer specified in  
ITU-T G.783.  
• Performs VC-12 path overhead processing for all 21  
VC-12s, including V5, J2 Path Trace, and K4  
Enhanced RDI.  
• Records TU pointer alarms (TU-AIS, TU-LOP), BIP-  
2 and REI error counts, TIM and PLM alarms, and all  
other V5 POH alarms for all 21 tributaries.  
Applications  
• NRZ Data and Clock interface for E1 tributary access.  
• Microprocessor/SEMF interface to set Signal Label,  
J2 Path Trace, access alarms and counters  
• 21 or 63 E1 Terminal or ADM SDH Multiplexer  
• Digital Cross Connect System  
• Low power CMOS technology with 3.3V core and 5V  
I/O, available in PQFP-208 package.  
• Digital Loop Carrier Systems (NGDLC)  
• Microwave Radio Systems  
• IEEE 1149.1 (JTAG) support.  
LXT6251  
Block Diagram  
SETS  
LXT6251  
21 Channel  
Mapper  
4
Telecom Bus Tim ing  
TX  
6.48M /19.44M Clock  
VC-12  
Path  
Term ination  
Fixed  
Pointer  
Generator  
Telecom  
Bus  
Interface  
21  
21  
E1 Clock  
Telecom Bus Data  
FIFO,  
E1 Data  
S/P  
E1 Line  
Interface  
units  
LXT6051  
Overhead  
Terminator  
M icrocontroller Interface (Intel/M otorola selectable)  
21  
21  
E1 Clock  
E1 Data  
Telecom Bus Data  
6.48M /19.44M Clock  
Telecom Bus Tim ing  
FIFO, P/S,  
Desynchronizer  
VC-12  
Path  
Term ination  
Telecom  
Bus  
Interface  
Pointer  
Interpreter  
4
RX  
Refer to www.level1.com for most current information.  
)

与LXT6251QE相关器件

型号 品牌 描述 获取价格 数据表
LXT6282 INTEL Telecom IC, PQFP144,

获取价格

LXT6282LE LevelOne PCM Transceiver, 8-Func, PQFP144, PLASTIC, QFP-144

获取价格

LXT6282LE INTEL PCM Transceiver, 1-Func, PQFP144, 1.40 MM HEIGHT, LQFP-144

获取价格

LXT901 LevelOne 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU

获取价格

LXT901/LXT907 ETC LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC6

获取价格

LXT901A LevelOne 8QLYHUVDO (WKHUQHW 7UDQVFHLYHU

获取价格