5秒后页面跳转
捷配首页

Datasheet > LSU405_SOIC
LSU405_SOIC PDF预览

LSU405_SOIC

更新时间： 2024-11-16 11:44:15
品牌 Logo 应用领域
MICROSS /
页数 文件大小 规格书
1页 277K
描述
N-CHANNEL JFET

阅读下载

中文翻译

获取价格

LSU405_SOIC 数据手册

  
LSU405  
LOW NOISE, LOW DRIFT  
MONOLITHIC DUAL  
N-CHANNEL JFET  
Linear Systems replaces discontinued Siliconix U405  
The LSU405 is a Low Noise, Low Drift, Monolithic Dual N-Channel JFET  
FEATURES  
LOW DRIFT  
LOW NOISE  
LOW PINCHOFF  
The LSU405 is a high-performance monolithic dual  
| V GS1‐2 / T| = 10µV/°C TYP.  
en = 6nV/Hz @ 10Hz TYP.  
Vp = 2.5V TYP.  
JFET featuring extremely low noise, tight offset voltage  
and low drift over temperature specifications, and is  
targeted for use in a wide range of precision  
instrumentation applications. The LSU405 features a 5-  
mV offset and 10-µV/°C drift. The LSU405 is a direct  
replacement for discontinued Siliconix LSU405.  
ABSOLUTE MAXIMUM RATINGS  
@ 25°C (unless otherwise noted)  
Maximum Temperatures  
Storage Temperature  
Operating Junction Temperature  
The 8 Pin P-DIP and 8 Pin SOIC provide ease of  
manufacturing, and the symmetrical pinout prevents  
improper orientation.  
‐65°C to +150°C  
+150°C  
Maximum Voltage and Current for Each Transistor – Note 1  
‐VGSS  
‐VDSO  
‐IG(f)  
Gate Voltage to Drain or Source  
Drain to Source Voltage  
Gate Forward Current  
50V  
50V  
10mA  
(See Packaging Information).  
Maximum Power Dissipation  
Device Dissipation @ Free Air – Total  
LSU405 Applications:  
300mW  
ƒ
ƒ
Wideband Differential Amps  
High-Speed,Temp-Compensated Single-Ended  
Input Amps  
High-Speed Comparators  
Impedance Converters and vibrations detectors.  
MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED  
SYMBOL  
CHARACTERISTICS VALUE UNITS CONDITIONS  
ƒ
ƒ
| V GS1‐2 / T| max.  
DRIFT VS.  
TEMPERATURE  
OFFSET VOLTAGE  
40  
µV/°C  
VDG=10V, ID=200µA  
TA=‐55°C to +125°C  
VDG=10V, ID=200µA  
| V GS1‐2 | max.  
20  
mV  
ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)  
SYMBOL  
BVGSS  
BVGGO  
CHARACTERISTICS  
Breakdown Voltage  
Gate‐To‐Gate Breakdown  
TRANSCONDUCTANCE  
Full Conduction  
MIN.  
50  
±50  
TYP.  
60  
‐‐  
MAX.  
‐‐  
‐‐  
UNITS  
V
V
CONDITIONS  
VDS = 0  
I G= 1nA  
ID=1nA  
ID= 0  
IS= 0  
YfSS  
YfS  
2000  
1000  
‐‐  
‐‐  
7000  
2000  
µmho  
µmho  
VDG= 10V  
VDG= 15V  
VGS= 0V f = 1kHz  
ID= 200µA f = 1kHz  
Typical Operation  
Click To Buy  
|YFS1‐2 / Y FS|  
Mismatch  
DRAIN CURRENT  
Full Conduction  
‐‐  
0.6  
3
%
IDSS  
|IDSS1‐2 / IDSS  
0.5  
‐‐  
‐‐  
1
10  
5
mA  
%
VDG= 10V  
VGS= 0V  
|
Mismatch at Full Conduction  
GATE VOLTAGE  
VGS(off) or Vp  
VGS(on)  
Pinchoff voltage  
Operating Range  
GATE CURRENT  
‐0.5  
‐‐  
‐‐  
‐‐  
‐2.5  
‐2.3  
V
V
VDS= 15V  
VDS=15V  
ID= 1nA  
ID=200µA  
‐IGmax.  
‐IGmax.  
‐IGSSmax.  
‐IGSSmax.  
Operating  
‐‐  
‐‐  
‐‐  
5
‐4  
‐‐  
‐‐  
5
‐15  
‐10  
100  
5
pA  
nA  
pA  
pA  
VDG= 15V ID= 200µA  
High Temperature  
At Full Conduction  
High Temperature  
OUTPUT CONDUCTANCE  
Full Conduction  
TA= +125°C  
VDS =0  
VDG= 15V  
TA= +125°C  
YOSS  
YOS  
‐‐  
‐‐  
‐‐  
20  
2
µmho  
µmho  
VDG= 10V  
VDG= 15V  
VGS= 0V  
Operating  
0.2  
ID= 500µA  
COMMON MODE REJECTION  
CMR  
‐20 log | V GS1‐2/ V DS  
|
95  
‐‐  
‐‐  
dB  
VDS = 10 to 20V  
ID=30µA  
NOISE  
Figure  
Voltage  
CAPACITANCE  
Input  
VDS= 15V VGS= 0V  
RG= 10M  
NF  
en  
‐‐  
‐‐  
‐‐  
20  
0.5  
‐‐  
dB  
nV/√Hz  
f= 100Hz NBW= 6Hz  
VDS=15V ID=200µA f=10Hz NBW=1Hz  
VDS= 15V ID= 200µA f= 1MHz  
CISS  
CRSS  
‐‐  
‐‐  
‐‐  
‐‐  
8
1.5  
pF  
pF  
Reverse Transfer  
Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired  
PDIP / SOIC (Top View)  
Micross Components Europe  
Available Packages:  
LSU405 in PDIP / SOIC  
LSU405 available as bare die  
Please contact Micross for full package and die dimensions  
Tel: +44 1603 788967  
Email: chipcomponents@micross.com  
Web: http://www.micross.com/distribution  
Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or  
other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.  
1

中文翻译

下载PDF

与LSU405_SOIC相关器件

型号 品牌 获取价格 描述 数据表
LSU405_SOT-23 MICROSS

获取价格

 		N-CHANNEL JFET
LSU405_TO-71 MICROSS

获取价格

 		N-CHANNEL JFET
LSU405_TO-78 MICROSS

获取价格

 		N-CHANNEL JFET
LS-U405{P-DIP} Linear

获取价格

 		50V, 2 CHANNEL, N-CHANNEL, Si, SMALL SIGNAL, JFET
LS-U405{SOIC} Linear

获取价格

 		50V, 2 CHANNEL, N-CHANNEL, Si, SMALL SIGNAL, JFET
LS-U405-P-DIP Linear

获取价格

 		Small Signal Field-Effect Transistor, 50V, 2-Element, N-Channel, Silicon, Junction FET, PL
LS-U405-TO-71 Linear

获取价格

 		50V, 2 CHANNEL, N-CHANNEL, Si, SMALL SIGNAL, JFET, TO-71, TO-71, 6 PIN
LS-U405-TO-78 Linear

获取价格

 		50V, 2 CHANNEL, N-CHANNEL, Si, SMALL SIGNAL, JFET, TO-78, TO-78, 6 PIN
LSU406 MICROSS

获取价格

 		N-CHANNEL JFET
LS-U406 Linear Systems

获取价格

 		LOW NOISE LOW DRIFT MONOLITHIC DUAL N-CHANNEL JFET

与LSU405_SOIC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证