5秒后页面跳转
LPC55S28JEV98 PDF预览

LPC55S28JEV98

更新时间: 2024-11-13 15:17:51
品牌 Logo 应用领域
恩智浦 - NXP PC微控制器
页数 文件大小 规格书
140页 3623K
描述
LPC552x/S2x: Mainstream Arm® Cortex®-M33-based Microcontroller Famil...

LPC55S28JEV98 数据手册

 浏览型号LPC55S28JEV98的Datasheet PDF文件第2页浏览型号LPC55S28JEV98的Datasheet PDF文件第3页浏览型号LPC55S28JEV98的Datasheet PDF文件第4页浏览型号LPC55S28JEV98的Datasheet PDF文件第5页浏览型号LPC55S28JEV98的Datasheet PDF文件第6页浏览型号LPC55S28JEV98的Datasheet PDF文件第7页 
LPC55S2x/LPC552x  
32-bit Arm Cortex®-M33, CASPER, 256 KB SRAM; 512 KB  
flash, USB HS, Flexcomm Interface, SDIO, 32-bit counter/  
timers, SCTimer/PWM, PLU, 16-bit 1.0 Msamples/sec ADC,  
Comparator, Temperature Sensor, AES, PUF, SHA, CRC, RNG  
Rev. 2.2 — 8 December 2022  
Product data sheet  
1. General description  
The LPC55S2x/LPC552x is an ARM Cortex-M33 based microcontroller for embedded  
applications. These devices include a CASPER Crypto/FFT engine, up to 256 KB of  
on-chip SRAM, up to 512 KB on-chip flash, PRINCE module for on-the-fly flash  
encryption/decryption, high-speed and full-speed USB host and device interface with  
crystal-less operation for full-speed, SD/MMC/SDIO interface, five general-purpose  
timers, one SCTimer/PWM, one RTC/alarm timer, one 24-bit Multi-Rate Timer (MRT), a  
Windowed Watchdog Timer (WWDT), nine flexible serial communication peripherals  
(which can be configured as a USART, SPI, high speed SPI, I2C, or I2S interface),  
Programmable Logic Unit (PLU), one 16-bit 1.0 Msamples/sec ADC capable of  
simultaneous conversions, comparator, and temperature sensor.  
To support security requirements, the LPC55S2x also offers support for secure boot,  
HASH, AES, RSA, UUID, dynamic encrypt and decrypt, debug authentication, and TBSA  
compliance.  
2. Features and benefits  
ARM Cortex-M33 core (r0p3):  
Running at a frequency of up to 150 MHz.  
Memory Protection Unit (MPU).  
ARM Cortex M33 built-in Nested Vectored Interrupt Controller (NVIC).  
Non-maskable Interrupt (NMI) input with a selection of sources.  
Serial Wire Debug with eight breakpoints and four watch points. Includes Serial  
Wire Output for enhanced debug capabilities.  
System tick timer.  
The configuration of this instance includes MPU, FPU, DSP, and ETM.  
CASPER Crypto co-processor is provided to enable hardware acceleration for various  
functions required for certain asymmetric cryptographic algorithms, such as, Elliptic  
Curve Cryptography (ECC).  
On-chip memory:  
Up to 512 KB on-chip flash program memory with flash accelerator and 512 byte  
page erase and write.  
Up to 256 KB total SRAM consisting of 32 KB SRAM on Code Bus, 208 KB SRAM  
on System Bus (192 KB is contiguous), and additional 16 KB USB SRAM on  
System Bus which can be used by the USB interface or for general purpose use.  

与LPC55S28JEV98相关器件

型号 品牌 获取价格 描述 数据表
LPC55S36JBD100 NXP

获取价格

Arm Cortex-M33-based Microcontroller with 8KB Cache
LPC55S36JHI48 NXP

获取价格

Arm Cortex-M33-based Microcontroller with 8KB Cache
LPC55S66JBD100 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC55S66JBD64 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC55S66JEV98 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC55S69JBD100 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC55S69JBD64 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC55S69JEV98 NXP

获取价格

High Efficiency Arm® Cortex®-M33-Based Microcontroller Fam
LPC6/3-STL2-7,62 PHOENIX

获取价格

Barrier Strip Terminal Block,
LPC6/6-STL4-7,62 PHOENIX

获取价格

Barrier Strip Terminal Block,