5秒后页面跳转
LMU112PC50 PDF预览

LMU112PC50

更新时间: 2024-11-23 22:31:11
品牌 Logo 应用领域
逻辑 - LOGIC /
页数 文件大小 规格书
6页 49K
描述
12 x 12-bit Parallel Multiplier

LMU112PC50 数据手册

 浏览型号LMU112PC50的Datasheet PDF文件第2页浏览型号LMU112PC50的Datasheet PDF文件第3页浏览型号LMU112PC50的Datasheet PDF文件第4页浏览型号LMU112PC50的Datasheet PDF文件第5页浏览型号LMU112PC50的Datasheet PDF文件第6页 
LMU112  
12 x 12-bit Parallel Multiplier  
DEVICES INCORPORATED  
FEATURES  
DESCRIPTION  
The LMU112 is a high-speed, low  
power 12-bit parallel multiplier built  
using advanced CMOS technology.  
The LMU112 is pin and functionally  
which is loaded along with the B  
operands. The operands are specified  
to be in twos complement format  
when TC is asserted and unsigned  
25 ns Worst-Case Multiply Time  
Low Power CMOS Technology  
Replaces Fairchild MPY112K  
Twos Complement or Unsigned  
compatible with Fairchildss MPY112K. magnitude when TC is deasserted.  
Operands  
Mixed mode operation is not allowed.  
The A and B input operands are  
Three-State Outputs  
loaded into their respective registers  
on the rising edge of the separate  
clock inputs (CLK A and CLK B).  
Twos complement or unsigned  
magnitude operands are accommo-  
For twos complement operands, the  
17 most significant bits at the output  
of the asynchronous multiplier array  
are shifted one bit position to the left.  
This is done to discard the redundant  
Package Styles Available:  
• 48-pin PDIP  
• 52-pin PLCC, J-Lead  
dated via the operand control bit (TC) copy of the sign-bit, which is in the  
most significant bit position, and  
extend the bit precision by one bit.  
The result is then truncated to the 16  
MSB’s and loaded into the output  
register on the rising edge of CLK B.  
LMU112 BLOCK DIAGRAM  
A
11-0  
TC  
B11-0  
12  
A REGISTER  
12  
B REGISTER  
The contents of the output register are  
made available via three-state buffers  
by asserting OE. When OE is de-  
asserted, the outputs (R23-8) are in the  
high impedance state.  
CLK A  
CLK B  
24  
FORMAT ADJUST  
16  
RESULT REGISTER  
OE  
16  
R
23-8  
Multipliers  
08/16/2000–LDS.112-K  
1

与LMU112PC50相关器件

型号 品牌 获取价格 描述 数据表
LMU112PC60 LOGIC

获取价格

Multiplier, 12-Bit, CMOS, PDIP48, 0.600 INCH, PLASTIC, DIP-48
LMU112PCR ETC

获取价格

Logic IC
LMU112PCR50 ETC

获取价格

Logic IC
LMU12DC35 ETC

获取价格

Multiplier
LMU12DC45 ETC

获取价格

Multiplier
LMU12DC65 ETC

获取价格

Multiplier
LMU12DCR ETC

获取价格

Multiplier
LMU12DCR-1 LOGIC

获取价格

暂无描述
LMU12DCR35 ETC

获取价格

Logic IC
LMU12DCR45 ETC

获取价格

Logic IC