5秒后页面跳转
LF9501JC25 PDF预览

LF9501JC25

更新时间: 2024-11-22 22:31:23
品牌 Logo 应用领域
逻辑 - LOGIC /
页数 文件大小 规格书
7页 54K
描述
Programmable Line Buffer

LF9501JC25 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact Manufacturer零件包装代码:LCC
包装说明:QCCJ,针数:44
Reach Compliance Code:compliantECCN代码:3A991.A.2
HTS代码:8542.39.00.01风险等级:5.31
边界扫描:NO最大时钟频率:40 MHz
外部数据总线宽度:10JESD-30 代码:S-PQCC-J44
JESD-609代码:e0长度:16.5862 mm
低功率模式:NO湿度敏感等级:3
端子数量:44最高工作温度:70 °C
最低工作温度:输出数据总线宽度:10
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:4.57 mm最大压摆率:125 mA
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:16.5862 mm
uPs/uCs/外围集成电路类型:DSP PERIPHERAL, PIPELINE REGISTERBase Number Matches:1

LF9501JC25 数据手册

 浏览型号LF9501JC25的Datasheet PDF文件第2页浏览型号LF9501JC25的Datasheet PDF文件第3页浏览型号LF9501JC25的Datasheet PDF文件第4页浏览型号LF9501JC25的Datasheet PDF文件第5页浏览型号LF9501JC25的Datasheet PDF文件第6页浏览型号LF9501JC25的Datasheet PDF文件第7页 
LF9501  
Programmable Line Buffer  
DEVICES INCORPORATED  
FEATURES  
DESCRIPTION  
The LF9501 is a high-speed, 10-bit  
programmable line buffer. Some  
applications the LF9501 is useful for  
include sample rate conversion, data  
time compression/ expansion, soft-  
ware controlled data alignment, and  
be programmed. Providing a delay  
value on the LC10-0 inputs and driving  
LCEN LOW will load the delay value  
into the length control register on the  
next selected clock edge. Two regis-  
ters, one preceeding the program-  
50 MHz Maximum Operating  
Frequency  
Programmable Buffer Length from  
2 to 1281 Clock Cycles  
10-bit Data Inputs and Outputs  
Data Delay and Data Recirculation  
programmable serial data shifting. By mable delay RAM and one following,  
Modes  
using the MODSEL pin, two different  
modes of operation can be selected:  
delay mode and data recirculation  
mode. The delay mode provides a  
minimum of 2 to a maximum of 1281  
clock cycles of delay between the  
input and output of the device. The  
data recirculation mode provides a  
feedback path from the data output to  
the data input for use as a program-  
mable circular buffer.  
are included in the delay path. There-  
fore, the programmed delay value  
should equal the desired delay minus  
2. This consequently means that the  
value loaded into the length control  
register must range from 0 to 1279 (to  
provide an overall range of 2 to 1281).  
Supports Positive or Negative Edge  
System Clocks  
Expandable Data Word Width or  
Buffer Length  
Replaces Harris HSP9501  
44-pin PLCC, J-Lead  
The active edge of the clock input,  
either positive or negative edge, can  
be selected with the clock select  
(CLKSEL) input. All timing is based  
on the active clock edge selected by  
CLKSEL. Data can be held tempo-  
rarily by using the clock enable  
(CLKEN) input.  
By using the length control input  
(LC10-0) and the length control enable  
(LCEN) the length of the delay buffer  
or amount of recirculation delay can  
LF9501 BLOCK DIAGRAM  
MODSEL  
LCO10-0 LCEN  
11  
REGISTER  
REGISTER  
11  
OE  
10  
DI9-0  
10  
10  
10  
10  
10  
DO9-0  
10  
CLKSEL  
CLKEN  
CLK  
TO ALL REGISTERS  
Video Imaging Products  
08/16/2000–LDS.9501-H  
1

与LF9501JC25相关器件

型号 品牌 获取价格 描述 数据表
LF9501JC31 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9501JC40 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9501JI20 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9501JI25 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9501JI40 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9502 LOGIC

获取价格

2K Programmable Line Buffer
LF9502JC15 LOGIC

获取价格

Pipeline Register, 10-Bit, CMOS, PQCC44, PLASTIC, LCC-44
LF9502JC20 LOGIC

获取价格

2K Programmable Line Buffer
LF9502JC25 LOGIC

获取价格

2K Programmable Line Buffer
LF9502JC31 ETC

获取价格

x10 Synchronous FIFO