5秒后页面跳转
LF2246 PDF预览

LF2246

更新时间: 2024-09-23 22:31:23
品牌 Logo 应用领域
逻辑 - LOGIC 过滤器
页数 文件大小 规格书
7页 250K
描述
11 x 10-bit Image Filter

LF2246 数据手册

 浏览型号LF2246的Datasheet PDF文件第2页浏览型号LF2246的Datasheet PDF文件第3页浏览型号LF2246的Datasheet PDF文件第4页浏览型号LF2246的Datasheet PDF文件第5页浏览型号LF2246的Datasheet PDF文件第6页浏览型号LF2246的Datasheet PDF文件第7页 
LF2246  
11 x 10-bit Image Filter  
DEVICES INCORPORATED  
FEATURES  
DESCRIPTION  
The LF2246 consists of an array of  
outputs, and controls are registered  
four 11 x 10-bit registered multipliers on the rising edge of clock, except for  
66 MHz Data and Coefficient Input  
and Computation Rate  
followed by a summer and a 25-bit  
accumulator. All multiplier inputs  
are user accessible and can be up-  
dated every clock cycle with either  
fractional or integer two’s comple-  
ment data. The pipelined architecture  
has fully registered input and output  
ports and an asynchronous three-state  
output enable control to simplify the  
design of complex systems. The  
pipeline latency for all inputs is five  
clock cycles.  
OEN. The LF2246 operates at a clock  
rate of 66 MHz over the full tempera-  
ture and supply voltage ranges.  
Four 11 x 10-bit Multipliers with  
Individual Data and Coefficient  
Inputs and a 25-bit Accumulator  
The LF2246 is applicable for perform-  
ing pixel interpolation in image  
manipulation and filtering applica-  
tions. The LF2246 can perform a  
bilinear interpolation of an image (4-  
pixel kernels) at real-time video rates  
when used with an image resampling  
sequencer. Larger kernels or more  
complex functions can be realized by  
utilizing multiple devices.  
User-Selectable Fractional or  
Integer Two’s Complement Data  
Formats  
Fully Registered, Pipelined Archi-  
tecture  
Input and Output Data Registers,  
with User-Configurable Enables  
Three-State Outputs  
Fully TTL Compatible  
Storage for mixing and filtering  
Ideally Suited for Image Processing  
coefficients can be accomplished by  
holding the data or coefficient inputs  
over multiple clock cycles. A 25-bit  
accumulator path allows cumulative  
word growth which may be internally  
rounded to 16 bits. Output data is  
updated every clock cycle and may be  
held under user control. All inputs,  
Unrestricted access to all data and  
coefficient input ports provides the  
LF2246 with considerable flexibility in  
applications such as digital filters,  
adaptive FIR filters, mixers, and other  
similar systems requiring high-speed  
processing.  
and Filtering Applications  
Replaces TRW/Raytheon/Fairchild  
TMC2246  
120-pin PQFPP  
LF2246 BLOCK DIAGRAM  
D19–0  
C110–0  
ENB1  
D29–0  
C210–0  
ENB2  
D39–0  
C310–0  
ENB3  
D49–0  
C410–0  
ENB4  
ENSEL  
10  
11  
10  
11  
10  
11  
10  
11  
22  
22  
ACC  
25  
OCEN  
MS  
LS  
FSEL  
OEN  
CLK  
TO ALL REGISTERS  
S15–0  
Video Imaging Products  
08/16/2000–LDS.2246-K  
2-11  

与LF2246相关器件

型号 品牌 获取价格 描述 数据表
LF2246GC15 LOGIC

获取价格

Digital Filter, 10-Bit, CMOS, CPGA120, CERAMIC, PGA-120
LF2246GC33 ETC

获取价格

Digital Filter
LF2246GM25 ETC

获取价格

Digital Filter
LF2246GM33 ETC

获取价格

Digital Filter
LF2246GMB25 ETC

获取价格

Digital Filter
LF2246GMB33 ETC

获取价格

Digital Filter
LF2246QC15 LOGIC

获取价格

11 x 10-bit Image Filter
LF2246QC25 LOGIC

获取价格

11 x 10-bit Image Filter
LF2246QC33 ETC

获取价格

Digital Filter
LF2246QI15 ETC

获取价格

Digital Filter