5秒后页面跳转
LD57100J100R PDF预览

LD57100J100R

更新时间: 2024-02-17 22:25:11
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
21页 1369K
描述
1 A ultra low-dropout LDO with bias

LD57100J100R 数据手册

 浏览型号LD57100J100R的Datasheet PDF文件第3页浏览型号LD57100J100R的Datasheet PDF文件第4页浏览型号LD57100J100R的Datasheet PDF文件第5页浏览型号LD57100J100R的Datasheet PDF文件第7页浏览型号LD57100J100R的Datasheet PDF文件第8页浏览型号LD57100J100R的Datasheet PDF文件第9页 
LD57100  
Electrical characteristics  
5
Electrical characteristics  
VBIAS = 3.0 V or VOUT + 1.6 V (whichever is greater); VIN = VOUT(NOM) + 0.3 V; IOUT = 1 mA; CIN = 4.7 µF, COUT  
= 10 µF; CBIAS = 1 µF, VEN = 1 V; typical values are at TJ = 25 °C; min./max. values are at -40 °C ≤ TJ ≤ 85 °C,  
unless otherwise specified.  
Table 7. Electrical characteristics  
Symbol  
Parameter  
Test conditions  
Min.  
Typ.  
Max.  
Unit  
V
V
+
OUT  
V
Operating input voltage  
5.5  
V
IN  
DROP  
(V  
+
OUT  
V
Operating bias voltage  
5.5  
V
1.60) ≥  
3.0  
BIAS  
V
rising  
BIAS  
1.45  
0.15  
1.6  
1.75  
0.25  
V
V
T = 25 °C  
J
Bias undervoltage  
lockout  
V
UVLO  
Hysteresis  
0.2  
0.5  
T = 25 °C  
J
Reference voltage for  
adjustable devices  
V
T = 25 °C;  
J
0.4975  
-0.5  
0.5025  
0.5  
V
REF  
All versions, as per conditions above  
+ 0.3 V ≤ V ≤ V + 1.0 V;  
OUT(NOM)  
%
V
OUT(NOM)  
IN  
3.0 V or V  
greater) ≤ V  
+ 1.6 V (whichever is  
≤ 5.5 V;  
Output voltage  
accuracy  
OUT(NOM)  
V
OUT  
BIAS  
-1.0  
+1.0  
%
I
= 1 mA to 1 A;  
OUT  
-40 °C ≤ T ≤ 85 °C  
J
V
+ 0.3 V ≤ V ≤ 5.0 V,  
OUT(NOM)  
IN  
∆V  
V
V
static regulation  
line regulation  
0.01  
0.01  
0.1  
0.1  
% / V  
% / V  
OUT-IN  
IN  
T = 25 °C  
J
3.0 V or V  
greater) ≤ V  
+ 1.6 V (whichever is  
OUT(NOM)  
≤ 5.5 V,  
BIAS  
∆V  
∆V  
OUT-BIAS  
BIAS  
T = 25 °C  
J
I
I
= 1 mA to 1 A, T = 25 °C  
J
Static load regulation  
Dropout voltage  
1.0  
40  
2.0  
80  
mV  
mV  
OUT-LOAD  
OUT  
OUT  
V
= 1 A; V  
= 97% of V  
OUT OUT(NOM)  
DROP  
V
V
=V ; I  
= 1 A; V = 97% of  
OUT  
BIAS  
IN OUT  
Bias dropout voltage (1)  
Output current limit  
V
1.05  
1.5  
V
A
DROP-BIAS  
OUT(NOM)  
V
OUT  
V
OUT  
= 90% V  
1.5  
2
2
2.6  
2.6  
OUT(NOM)  
I
LIM  
= 90% V  
, −30 °C ≤ T ≤ 85 °C  
J
1.55  
OUT(NOM)  
FB/SNS pin operating  
current  
I
, I  
0.1  
35  
0.5  
50  
µA  
µA  
FB SNS  
VBIAS operating  
current  
I
V
= 3.0 V, I  
= 0 mA  
BIAS  
BIAS  
OUT  
I
V
standby current  
V
V
input current in OFF mode: V = GND  
EN  
0.1  
0.1  
1
1
µA  
µA  
Standby-BIAS  
BIAS  
BIAS  
I
V
standby current  
input current in OFF mode: V = GND  
IN EN  
Standby-IN  
IN  
Enable input logic low  
Enable input logic high  
0.4  
V
V
EN  
0.9  
DS13123 - Rev 5  
page 6/21  
 
 

与LD57100J100R相关器件

型号 品牌 获取价格 描述 数据表
LD57100J105R STMICROELECTRONICS

获取价格

1 A ultra low-dropout LDO with bias
LD57100J110R STMICROELECTRONICS

获取价格

1 A ultra low-dropout LDO with bias
LD57100J120R STMICROELECTRONICS

获取价格

1 A ultra low-dropout LDO with bias
LD57100J800R STMICROELECTRONICS

获取价格

1 A ultra low-dropout LDO with bias
LD57100JR STMICROELECTRONICS

获取价格

1 A ultra low-dropout LDO with bias
LD5718AC LEADTREND

获取价格

Primary-Side Quasi-Resonant Controller,Operating in CV/CC Mode
LD5718ACGS LEADTREND

获取价格

Primary-Side Quasi-Resonant Controller,Operating in CV/CC Mode
LD5760 LEADTREND

获取价格

High Voltage Green-Mode PWM Controller with Brown-In/Out Function
LD5760GR LEADTREND

获取价格

High Voltage Green-Mode PWM Controller with Brown-In/Out Function
LD5760GS LEADTREND

获取价格

High Voltage Green-Mode PWM Controller with Brown-In/Out Function