Datasheet > K7I641882M-FC25T

K7I641882M-FC25T

更新时间： 2023-02-15 00:00:00

品牌	Logo	应用领域
三星 - SAMSUNG		双倍数据速率静态存储器
页数	文件大小	规格书
18页	412K
描述
DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

K7I641882M-FC25T 数据手册

K7I643682M

K7I641882M

2Mx36 & 4Mx18 DDRII CIO b2 SRAM

PIN CONFIGURATIONS(TOP VIEW) K7I641882M(4Mx18)

BW0

VSS

DQ7

VREF

DQ4

DQ1

TMS

DQ8

Doff

TDO

DQ10

DQ11

R/W

VSS

BW1

DQ9

DQ12

VDDQ

SA0

VSS

VDD

VSS

VDD

VSS

VDDQ

VSS

VDDQ

VSS

DQ6

DQ5

DQ3

DQ2

DQ0

TDI

DQ13

VDDQ

VREF

DQ15

DQ14

DQ16

DQ17

VSS

TCK

Notes: 1. BW0 controls write to DQ0:DQ8 and BW1 controls write to DQ9:DQ17.

PIN NAME

SYMBOL

K, K

PIN NUMBERS

DESCRIPTION

Input Clock

NOTE

6B, 6A

C, C

CQ, CQ

Doff

SA0

6P, 6R

11A, 1A

Input Clock for Output Data

Output Echo Clock

DLL Disable when low

Burst Count Address Inputs

Address Inputs

2A,3A,9A,10A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R

2B,11B,10C,3D,3E,11E,2F,11F,3G,10J,3K,11K,2L,11L

10M,3N,3P,11P

DQ0-17

Data Inputs Outputs

Read, Write Control Pin, Read active

when high

R/W

Synchronous Load Pin, bus Cycle

sequence is to be defined when low

BW0, BW1

VREF

7B, 5A

2H,10H

11H

Block Write Control Pin,active when low

Input Reference Voltage

Output Driver Impedance Control Input

Power Supply (1.8 V)

VDD

5F,7F,5G,7G,5H,7H,5J,7J,5K,7K

VDDQ

VSS

4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L

Output Power Supply (1.5V or 1.8V)

Ground

4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N

TMS

TDI

TCK

TDO

10R

11R

JTAG Test Mode Select

JTAG Test Data Input

JTAG Test Clock

JTAG Test Data Output

7A,1B,3B,5B,9B,10B,1C,2C,3C,9C,11C,1D,2D,9D,10D,11D

1E,2E,9E,10E,1F,3F,9F,10F,1G,2G,9G,10G,11G

1J,2J,3J,9J,11J,1K,2K,9K,10K,1L,3L,9L,10L

No Connect

1M,2M,3M,9M,11M,1N,2N,9N,10N,11N,1P,2P,9P,10P

Notes: 1. C, C, K or K cannot be set to VREF voltage.

2. When ZQ pin is directly connected to V^DDoutput impedance is set to minimum value and it cannot be connected to ground or left unconnected

3. Not connected to chip pad internally.

Rev. 1.3 March 2007

- 5 -

1 2 3 456 7 8...18

下载PDF

与K7I641882M-FC25T相关器件

型号	品牌	描述	获取价格	数据表
K7I641882M-FC30	SAMSUNG	72Mb M-die DDRII SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant)	获取价格
K7I641882M-FC300	SAMSUNG	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165	获取价格
K7I641882M-FC30T	SAMSUNG	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165	获取价格
K7I641882M-FI160	SAMSUNG	DDR SRAM, 4MX18, 0.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165	获取价格
K7I641882M-FI16T	SAMSUNG	Standard SRAM, 4MX18, 0.5ns, CMOS, PBGA165	获取价格
K7I641882M-FI250	SAMSUNG	DDR SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FBGA-165	获取价格