5秒后页面跳转
K4M64163LK-BN1LT PDF预览

K4M64163LK-BN1LT

更新时间: 2024-02-08 20:58:37
品牌 Logo 应用领域
三星 - SAMSUNG 时钟动态存储器内存集成电路
页数 文件大小 规格书
12页 113K
描述
Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54

K4M64163LK-BN1LT 技术参数

是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:compliant风险等级:5.75
最长访问时间:7 ns最大时钟频率 (fCLK):111 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:S-PBGA-B54内存密度:67108864 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
端子数量:54字数:4194304 words
字数代码:4000000最高工作温度:85 °C
最低工作温度:-25 °C组织:4MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA54,9X9,32
封装形状:SQUARE封装形式:GRID ARRAY, FINE PITCH
电源:2.5 V认证状态:Not Qualified
刷新周期:4096连续突发长度:1,2,4,8,FP
最大待机电流:0.0005 A子类别:DRAMs
最大压摆率:0.1 mA标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
Base Number Matches:1

K4M64163LK-BN1LT 数据手册

 浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第2页浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第3页浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第4页浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第6页浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第7页浏览型号K4M64163LK-BN1LT的Datasheet PDF文件第8页 
K4M64163LK - R(B)N/G/L/F  
Mobile-SDRAM  
DC CHARACTERISTICS  
Recommended operating conditions (Voltage referenced to VSS = 0V, T  
A
= -25 to 85°C for Extended, -25 to 70°C for Commercial)  
Version  
Parameter  
Symbol  
Test Condition  
Unit Note  
-75  
-1H  
-1L  
Burst length = 1  
Operating Current  
(One Bank Active)  
I
CC1  
50  
50  
45  
mA  
mA  
1
t
I
RC tRC(min)  
= 0 mA  
O
I
CC2  
P
CKE VIL(max), tCC = 10ns  
0.5  
0.5  
Precharge Standby Current in  
power-down mode  
I
CC2PS CKE & CLK VIL(max), tCC = ∞  
CKE VIH(min), CS VIH(min), tCC = 10ns  
I
CC2  
N
10  
7
Input signals are changed one time during 20ns  
Precharge Standby Current  
in non power-down mode  
mA  
mA  
CKE VIH(min), CLK VIL(max), tCC = ∞  
Input signals are stable  
I
CC2NS  
I
CC3  
P
CKE VIL(max), tCC = 10ns  
5
5
Active Standby Current  
in power-down mode  
I
CC3PS CKE & CLK VIL(max), tCC = ∞  
CKE VIH(min), CS VIH(min), tCC = 10ns  
I
CC3  
N
20  
20  
mA  
mA  
Active Standby Current  
in non power-down mode  
(One Bank Active)  
Input signals are changed one time during 20ns  
CKE VIH(min), CLK VIL(max), tCC = ∞  
Input signals are stable  
I
CC3NS  
IO = 0 mA  
Operating Current  
(Burst Mode)  
Page burst  
4Banks Activated  
I
I
CC  
CC  
4
5
80  
65  
65  
mA  
1
2
3
4
t
CCD = 2CLKs  
Refresh Current  
t
RC tRC(min)  
115  
110  
300  
100  
mA  
uA  
°C  
-N/L  
45 *5  
85/70  
Internal TCSR  
Full Array  
Self Refresh Current  
I
CC  
6
CKE 0.2V  
180  
140  
120  
300  
220  
180  
-G/F  
uA  
1/2 of Full Array  
1/4 of Full Array  
NOTES:  
1. Measured with outputs open.  
2. Refresh period is 64ms.  
3. Internal TCSR can be supported.  
In commercial Temp : Max 45°C/Max 70°C, In extended Temp : Max 45°C/Max 85°C  
4. K4M64163LK-R(B)G/F**  
5. It has +/-5 °C tolerance.  
6. Unless otherwise noted, input swing IeveI is CMOS(VIH /VIL=VDDQ/VSSQ).  
5
January 2006  

与K4M64163LK-BN1LT相关器件

型号 品牌 获取价格 描述 数据表
K4M64163LK-BN75 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54
K4M64163LK-RF1H0 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, FBGA-54
K4M64163LK-RF1L SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54
K4M64163LK-RF1L0 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, FBGA-54
K4M64163LK-RF75 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54
K4M64163LK-RF750 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54, FBGA-54
K4M64163LK-RF75T SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54
K4M64163LK-RG1H0 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, FBGA-54
K4M64163LK-RG1L0 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, FBGA-54
K4M64163LK-RG75 SAMSUNG

获取价格

Synchronous DRAM, 4MX16, 5.4ns, CMOS, PBGA54