5秒后页面跳转
K3N3C1000D-DC PDF预览

K3N3C1000D-DC

更新时间: 2024-01-17 08:28:21
品牌 Logo 应用领域
三星 - SAMSUNG 有原始数据的样本ROM
页数 文件大小 规格书
4页 94K
描述
MASK ROM

K3N3C1000D-DC 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Base Number Matches:1

K3N3C1000D-DC 数据手册

 浏览型号K3N3C1000D-DC的Datasheet PDF文件第2页浏览型号K3N3C1000D-DC的Datasheet PDF文件第3页浏览型号K3N3C1000D-DC的Datasheet PDF文件第4页 
K3N3C1000D-D(G)C  
CMOS MASK ROM  
4M-Bit (512Kx8 /256Kx16) CMOS MASK ROM  
GENERAL DESCRIPTION  
FEATURES  
The K3N3C1000D-D(G)C is a fully static mask programmable  
ROM fabricated using silicon gate CMOS process technology,  
and is organized either as 524,288 x 8 bit(byte mode) or as  
262,144 x 16 bit(word mode) depending on BHE voltage  
level.(See mode selection table)  
· Switchable orginization  
524,288 x 8(byte mode)  
262,144 x 16(word mode)  
· Fast access time : 80ns(Max.)  
· Supply voltage : single +5V  
· Current consumption  
Operating : 50mA(Max.)  
Standby : 50mA(Max.)  
· Fully static operation  
· All inputs and outputs TTL compatible  
· Three state outputs  
This device operates with a 5V single power supply, and all  
inputs and outputs are TTL compatible.  
Because of its asynchronous operation, it requires no external  
clock assuring extremely easy operation.  
It is suitable for use in program memory of microprocessor, and  
data memory, character generator.  
· Package  
-. K3N3C1000D-DC : 40-DIP-600  
-. K3N3C1000D-GC : 40-SOP-525  
The K3N3C1000D-DC is packaged in a 40-DIP and the  
K3N3C1000D-GC in a 40-SOP.  
FUNCTIONAL BLOCK DIAGRAM  
PIN CONFIGURATION  
A17  
X
MEMORY CELL  
MATRIX  
BUFFERS  
AND  
.
.
.
.
.
.
.
.
(262,144x16/  
524,288x8)  
DECORDER  
A8  
A9  
A17  
A7  
1
2
40  
39  
38  
Y
SENSE AMP.  
A6  
A10  
3
BUFFERS  
AND  
A5  
4
A11  
A12  
A13  
37  
36  
35  
DATA OUT  
BUFFERS  
A4  
5
DECORDER  
A0  
A3  
6
A-1  
A2  
7
34 A14  
A1  
8
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
A15  
A16  
. . .  
DIP  
&
SOP  
A0  
9
CE  
VSS  
BHE  
VSS  
10  
11  
12  
13  
14  
15  
16  
17  
18  
CE  
Q0/Q8  
Q7/Q15  
CONTROL  
LOGIC  
OE  
Q15/A-1  
Q7  
OE  
Q0  
Q8  
BHE  
Q14  
Q1  
Q6  
Q9  
Q2  
Q10  
Q13  
Q5  
Pin Name  
A0 - A17  
Pin Function  
Address Inputs  
Data Outputs  
Q12  
Q4  
Q3 19  
Q11  
Q0 - Q14  
20  
VCC  
Output 15(Word mode)/  
LSB Address(Byte mode)  
Q15 /A-1  
K3N3C1000D-D(G)C  
BHE  
CE  
Word/Byte selection  
Chip Enable  
OE  
Output Enable  
Power(+5.0V)  
Ground  
VCC  
VSS  

与K3N3C1000D-DC相关器件

型号 品牌 获取价格 描述 数据表
K3N3C1000D-DC08 SAMSUNG

获取价格

MASK ROM, 256KX16, 80ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-DC080 SAMSUNG

获取价格

MASK ROM, 256KX16, 80ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-DC10 SAMSUNG

获取价格

MASK ROM, 256KX16, 100ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-DC100 SAMSUNG

获取价格

MASK ROM, 256KX16, 100ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-DC12 SAMSUNG

获取价格

MASK ROM, 256KX16, 120ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-DC120 SAMSUNG

获取价格

MASK ROM, 256KX16, 120ns, CMOS, PDIP40, 0.600 INCH, DIP-40
K3N3C1000D-GC SAMSUNG

获取价格

MASK ROM
K3N3C1000D-GC08 SAMSUNG

获取价格

MASK ROM, 256KX16, 80ns, CMOS, PDSO40, 0.525 INCH, SOP-40
K3N3C1000D-GC10 SAMSUNG

获取价格

MASK ROM, 256KX16, 100ns, CMOS, PDSO40, 0.525 INCH, SOP-40
K3N3C1000D-GC12 SAMSUNG

获取价格

MASK ROM, 256KX16, 120ns, CMOS, PDSO40, 0.525 INCH, SOP-40