5秒后页面跳转
JM38510/65802BEA PDF预览

JM38510/65802BEA

更新时间: 2024-11-24 05:27:51
品牌 Logo 应用领域
德州仪器 - TI 解码器解复用器
页数 文件大小 规格书
16页 537K
描述
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

JM38510/65802BEA 技术参数

是否无铅: 不含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.25其他特性:3 ENABLE INPUTS
系列:HC输入调节:STANDARD
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.56 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.0052 A
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:45 ns
传播延迟(tpd):270 ns认证状态:Not Qualified
筛选级别:MIL-M-38510 Class B座面最大高度:5.08 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm

JM38510/65802BEA 数据手册

 浏览型号JM38510/65802BEA的Datasheet PDF文件第2页浏览型号JM38510/65802BEA的Datasheet PDF文件第3页浏览型号JM38510/65802BEA的Datasheet PDF文件第4页浏览型号JM38510/65802BEA的Datasheet PDF文件第5页浏览型号JM38510/65802BEA的Datasheet PDF文件第6页浏览型号JM38510/65802BEA的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢆ ꢇꢈ  
ꢇ ꢋꢌ ꢍꢁꢎ ꢏ ꢐ ꢈ ꢋꢌ ꢍꢁꢎ ꢑꢎꢅ ꢐꢑ ꢎꢒꢀ ꢓ ꢑꢎ ꢔꢕꢌꢏꢍ ꢖ ꢌꢎ ꢗꢎ ꢒ ꢀ  
SCLS107E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
SN54HC138 . . . J OR W PACKAGE  
SN74HC138 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Targeted Specifically for High-Speed  
Memory Decoders and Data-Transmission  
Systems  
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive Up To 10 LSTTL Loads  
A
B
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
Y0  
Y1  
Y2  
C
Low Power Consumption, 80-µA Max I  
CC  
G2A  
G2B  
G1  
Typical t = 15 ns  
pd  
4-mA Output Drive at 5 V  
12 Y3  
11  
10  
9
Y4  
Y5  
Y6  
Low Input Current of 1 µA Max  
Incorporate Three Enable Inputs to Simplify  
Cascading and/or Data Reception  
Y7  
GND  
SN54HC138 . . . FK PACKAGE  
(TOP VIEW)  
description/ordering information  
The ’HC138 devices are designed to be used in  
high-performance memory-decoding or data-  
routing applications requiring very short  
propagation delay times. In high-performance  
memory systems, these decoders can be used to  
minimize the effects of system decoding. When  
employed with high-speed memories utilizing a  
fast enable circuit, the delay times of these  
decoders and the enable time of the memory are  
usually less than the typical access time of the  
memory. This means that the effective system  
delay introduced by the decoders is negligible.  
3
2
1
20 19  
18  
Y1  
Y2  
NC  
C
G2A  
NC  
4
5
6
7
8
17  
16  
15 Y3  
14  
9 10 11 12 13  
G2B  
G1  
Y4  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC138N  
SN74HC138N  
SN74HC138D  
SN74HC138DR  
SN74HC138DT  
SN74HC138NSR  
SN74HC138DBR  
SN74HC138PW  
SN74HC138PWR  
SN74HC138PWT  
SNJ54HC138J  
HC138  
SOP − NS  
HC138  
HC138  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HC138  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC138J  
SNJ54HC138W  
SNJ54HC138FK  
SNJ54HC138W  
SNJ54HC138FK  
−55°C to 125°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢐ ꢚ ꢥ ꢝ ꢜꢨ ꢣꢢ ꢠꢡ ꢢꢜ ꢞꢥ ꢧꢙ ꢟꢚ ꢠ ꢠꢜ ꢔꢍ ꢌꢋ ꢖꢒ ꢯ ꢋꢇꢈꢂ ꢇꢂꢉ ꢟꢧꢧ ꢥꢟ ꢝ ꢟ ꢞꢤ ꢠꢤꢝ ꢡ ꢟ ꢝ ꢤ ꢠꢤ ꢡꢠꢤ ꢨ  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
ꢠꢭ  
ꢡꢙ  
ꢣ ꢚꢧ ꢤꢡꢡ ꢜ ꢠꢪꢤ ꢝ ꢬꢙ ꢡꢤ ꢚ ꢜꢠꢤ ꢨꢩ ꢐ ꢚ ꢟꢧ ꢧ ꢜ ꢠꢪꢤ ꢝ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢡ ꢉ ꢥꢝ ꢜ ꢨꢣꢢ ꢠꢙꢜ ꢚ  
ꢚꢮ  
ꢜꢠ  
ꢚꢢ  
ꢤꢝ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

JM38510/65802BEA 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC237E TI

类似代替

High Speed CMOS Logic, 3-to-8 Line Decoder Demultiplexer with Address Latches
CD74HC138E TI

功能相似

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
CD74HC137E TI

功能相似

High Speed CMOS Logic, 3-to-8 Line Decoder Demultiplexer with Address Latches

与JM38510/65802BEA相关器件

型号 品牌 获取价格 描述 数据表
JM38510/65802BFA TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
JM38510/65803BEA TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
JM38510/65803BFA TI

获取价格

DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
JM38510/65852BEA TI

获取价格

3 线至 8 线解码器/多路解复用器 | J | 16 | -55 to 125
JM38510/66302BEA TI

获取价格

4-BIT SYNCHRONOUS BINARY COUNTERS
JM38510/66302BFA TI

获取价格

4-BIT SYNCHRONOUS BINARY COUNTERS
JM38510/66304BEA TI

获取价格

4-BIT SYNCHRONOUS BINARY COUNTERS
JM38510/66304BEX TI

获取价格

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16
JM38510/66309BCA TI

获取价格

DUAL 4-BIT BINARY COUNTERS
JM38510/75201B2A TI

获取价格

AC SERIES, QUAD 2-INPUT OR GATE, CQCC20, CERAMIC, LCC-20