IW4040BN

更新时间： 2024-11-28 22:47:59

品牌	Logo	应用领域
INTEGRAL		计数器
页数	文件大小	规格书
7页	63K
描述
12-Stage Binary Ripple Counter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IW4040BN 数据手册

TECHNICAL DATA

IW4040B

12-Stage Binary Ripple Counter

High-Voltage Silicon-Gate CMOS

N SUFFIX

PLASTIC DIP

The IW4040B is ripple-carry binary counter. All counter stages are

master-slave flip-flops. The state of a counter advances one count on the

negative transition of each input pulse; a high level on the RESET line resets

the counter to its all zeros state. Schmitt trigger action on the input-pulse

line permits unlimited rise and fall times.

Operating Voltage Range: 3.0 to 18 V

Maximum input current of 1 mA at 18 V over full package-temperature

range; 100 nA at 18 V and 25°C

Noise margin (over full package temperature range):

1.0 V min @ 5.0 V supply

ORDERING INFORMATION

2.0 V min @ 10.0 V supply

2.5 V min @ 15.0 V supply

IW4040BN Plastic DIP

IW4040BD SOIC

IZ4040B

chip

T_A= -55° to 125° C

for all packages

LOGIC DIAGRAM

PIN ASSIGNMENT

Q12

15 Q11

14 Q10

CLOCK

12 Q9

RESET

10 CLOCK

GND

FUNCTION TABLE

Q10

Inputs

Clock

Output

Q11

Q12

Reset

Output state

No change

Advance to next

state

RESET

All Outputs are low

H= high level

L = low level

X=don’t care

PIN 16 =V_CC

PIN 8 = GND

INTEGRAL

12 3 4 5 6 7

中文翻译

下载PDF

与IW4040BN相关器件

型号	品牌	获取价格	描述	数据表
IW4042B	INTEGRAL	获取价格	QUAD CLOCKED LATCH
IW4042B	IKSEMICON	获取价格	Quad Clocked ®®Latch High-Voltage Silicon-Gat
IW4042BD	IKSEMICON	获取价格	Quad Clocked ®®Latch High-Voltage Silicon-Gat
IW4042BD	INTEGRAL	获取价格	QUAD CLOCKED LATCH
IW4042BN	INTEGRAL	获取价格	QUAD CLOCKED LATCH
IW4042BN	IKSEMICON	获取价格	Quad Clocked ®®Latch High-Voltage Silicon-Gat
IW4043B	IKSEMICON	获取价格	Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS
IW4043BD	IKSEMICON	获取价格	Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS
IW4043BN	IKSEMICON	获取价格	Quad 3-State R/S Latches High-Voltage Silicon-Gate CMOS
IW4049B	IKSEMICON	获取价格	Hex Buffer/Converter High-Voltage Silicon-Gate CMOS