5秒后页面跳转
捷配首页

Datasheet > ISPLSI2032E-180LT48
ISPLSI2032E-180LT48 PDF预览

ISPLSI2032E-180LT48

更新时间： 2024-11-05 23:01:19
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件
页数 文件大小 规格书
14页 175K
描述
In-System Programmable SuperFAST High Density PLD

阅读下载

中文翻译

获取价格

ISPLSI2032E-180LT48 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFP
包装说明：TQFP-48针数：48
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.74
其他特性：CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V; IN-SYSTEM PROGRAMMABLE最大时钟频率：125 MHz
系统内可编程：YESJESD-30 代码：S-PQFP-G48
JESD-609代码：e0JTAG BST：NO
长度：7 mm专用输入次数：
I/O 线路数量：32宏单元数：32
端子数量：48最高工作温度：70 °C
最低工作温度：组织：0 DEDICATED INPUTS, 32 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：TFQFP封装等效代码：QFP48,.35SQ,20
封装形状：SQUARE封装形式：FLATPACK, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）：240电源：3.3/5,5 V
可编程逻辑类型：EE PLD传播延迟：7.5 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Programmable Logic Devices最大供电电压：5.25 V
最小供电电压：4.75 V标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
宽度：7 mmBase Number Matches：1

ISPLSI2032E-180LT48 数据手册

 浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第2页浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第3页浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第4页浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第5页浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第6页浏览型号ISPLSI2032E-180LT48的Datasheet PDF文件第7页 
®
ispLSI 2032E  
In-System Programmable  
SuperFAST™ High Density PLD  
Features  
Functional Block Diagram  
• SuperFAST HIGH DENSITY IN-SYSTEM  
PROGRAMMABLE LOGIC  
— 1000 PLD Gates  
— 32 I/O Pins, Two Dedicated Inputs  
— 32 Registers  
— High Speed Global Interconnect  
— Wide Input Gating for Fast Counters, State  
Machines, Address Decoders, etc.  
— Small Logic Block Size for Random Logic  
— 100% Functionally and JEDEC Upward Compatible  
with ispLSI 2032 Devices  
Global Routing Pool  
(GRP)  
A0  
A1  
A2  
A7  
A6  
A5  
A4  
D
D
D
D
Q
Q
Q
Q
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— fmax = 225 MHz Maximum Operating Frequency  
— tpd = 3.5 ns Propagation Delay  
Logic  
Array  
GLB  
— TTL Compatible Inputs and Outputs  
— 5V Programmable Logic Core  
A3  
— ispJTAG™ In-System Programmable via IEEE 1149.1  
(JTAG) Test Access Port  
— User-Selectable 3.3V or 5V I/O (48-Pin Package Only)  
Supports Mixed Voltage Systems  
0139Bisp/2000  
— PCI Compatible Outputs (48-Pin Package Only)  
— Open-Drain Output Option  
— Electrically Erasable and Reprogrammable  
— Non-Volatile  
Description  
The ispLSI 2032E is a High Density Programmable Logic  
Device. The device contains 32 Registers, 32 Universal  
I/O pins, two Dedicated Input Pins, three Dedicated  
Clock Input Pins, one dedicated Global OE input pin and  
a Global Routing Pool (GRP). The GRP provides com-  
plete interconnectivity between all of these elements.  
The ispLSI 2032E features 5V in-system programmabil-  
ity and in-system diagnostic capabilities. The ispLSI  
2032E offers non-volatile reprogrammability of the logic,  
as well as the interconnect to provide truly reconfigurable  
systems.  
— Unused Product Term Shutdown Saves Power  
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES  
— Increased Manufacturing Yields, Reduced Time-to-  
Market and Improved Product Quality  
— Reprogram Soldered Devices for Faster Prototyping  
• OFFERS THE EASE OF USE AND FAST SYSTEM  
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY  
OF FIELD PROGRAMMABLE GATE ARRAYS  
— Complete Programmable Device Can Combine Glue  
Logic and Structured Designs  
— Enhanced Pin Locking Capability  
— Three Dedicated Clock Input Pins  
— Synchronous and Asynchronous Clocks  
— Programmable Output Slew Rate Control to  
Minimize Switching Noise  
The basic unit of logic on the ispLSI 2032E device is the  
Generic Logic Block (GLB). The GLBs are labeled A0, A1  
.. A7 (see Figure 1). There are a total of eight GLBs in the  
ispLSI 2032E device. Each GLB is made up of four  
macrocells. Each GLB has 18 inputs, a programmable  
AND/OR/ExclusiveORarray, andfouroutputswhichcan  
be configured to be either combinatorial or registered.  
Inputs to the GLB come from the GRP and dedicated  
inputs. All of the GLB outputs are brought back into the  
GRP so that they can be connected to the inputs of any  
GLB on the device.  
— Flexible Pin Placement  
— Optimized Global Routing Pool Provides Global  
Interconnectivity  
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-  
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL  
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING  
— Superior Quality of Results  
— Tightly Integrated with Leading CAE Vendor Tools  
— Productivity Enhancing Timing Analyzer, Explore  
Tools, Timing Simulator and ispANALYZER™  
— PC and UNIX Platforms  
The device also has 32 I/O cells, each of which is directly  
connected to an I/O pin. Each I/O cell can be individually  
Copyright©1999LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
June 1999  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
2032e_03  
1
1234567...14

中文翻译

下载PDF

ISPLSI2032E-180LT48 替代型号

型号 品牌 替代类型 描述 数据表
ISPLSI2032A-180LT48 LATTICE

完全替代

 In-System Programmable High Density PLD
ISPLSI2032E-135LT48 LATTICE

完全替代

 In-System Programmable SuperFAST High Density PLD
M4A5-32/32-10VNC48 LATTICE

类似代替

 EE PLD, 10ns, 32-Cell, CMOS, PQFP48, 1.40 MM HEIGHT, LEAD FREE, TQFP-48

与ISPLSI2032E-180LT48相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI2032E-200LJ LATTICE

获取价格

 		EE PLD, 5.5ns, CMOS, PQCC44, 0.650 X 0.650 INCH, PLASTIC, LCC-44
ISPLSI2032E-200LJ44 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032E-200LT44 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032E-200LT48 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032E-225LJ44 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032E-225LT44 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032E-225LT48 LATTICE

获取价格

 		In-System Programmable SuperFAST High Density PLD
ISPLSI2032LV-60LJ ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI2032LV-60LJI ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI2032LV-60LT44 ETC

获取价格

 		Electrically-Erasable Complex PLD

与ISPLSI2032E-180LT48相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证