5秒后页面跳转
ISPLSI1048E-100LTI PDF预览

ISPLSI1048E-100LTI

更新时间: 2024-11-14 18:26:23
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑
页数 文件大小 规格书
17页 281K
描述
EE PLD, 12.5ns, 192-Cell, CMOS, PQFP128

ISPLSI1048E-100LTI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:not_compliant风险等级:5.92
其他特性:YES系统内可编程:YES
JESD-30 代码:S-PQFP-G128JESD-609代码:e0
JTAG BST:NO湿度敏感等级:3
宏单元数:192端子数量:128
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP128,.64SQ,16封装形状:SQUARE
封装形式:FLATPACK电源:5 V
可编程逻辑类型:EE PLD传播延迟:12.5 ns
认证状态:Not Qualified子类别:Programmable Logic Devices
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.4 mm端子位置:QUAD
Base Number Matches:1

ISPLSI1048E-100LTI 数据手册

 浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第2页浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第3页浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第4页浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第5页浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第6页浏览型号ISPLSI1048E-100LTI的Datasheet PDF文件第7页 
Lead-  
ee  
Fr  
Package  
®
ispLSI 1048E  
Options  
vailable!  
A
In-System Programmable High Density PLD  
Features  
Functional Block Diagram  
• HIGH DENSITY PROGRAMMABLE LOGIC  
— 8,000 PLD Gates  
Output Routing Pool  
Output Routing Pool  
F7 F6 F5 F4 F3 F2 F1 F0  
E7 E6 E5 E4 E3 E2 E1 E0  
— 96 I/O Pins, Twelve Dedicated Inputs  
— 288 Registers  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
D
D
D
D
Q
Q
Q
Q
— High-Speed Global Interconnects  
Logic  
Array  
— Wide Input Gating for Fast Counters, State  
Machines, Address Decoders, etc.  
Global Routing Pool (GRP)  
GLB  
— Small Logic Block Size for Random Logic  
— Functionally and Pin-out Compatible to ispLSI 1048C  
B0 B1 B2 B3 B4 B5 B6 B7  
Output Routing Pool  
C0 C1 C2 C3 C4 C5 C6 C7  
Output Routing Pool  
CLK  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
fmax = 125 MHz Maximum Operating Frequency  
0139G1A-isp  
tpd = 7.5 ns Propagation Delay  
— TTL Compatible Inputs and Outputs  
— Electrically Eraseable and Reprogrammable  
— Non-Volatile  
Description  
The ispLSI 1048E is a High Density Programmable Logic  
Device containing 288 Registers, 96 Universal I/O pins,  
12 Dedicated Input pins, four Dedicated Clock Input pins,  
twodedicatedGlobalOEinputpins,andaGlobalRouting  
Pool(GRP).TheGRPprovidescompleteinterconnectivity  
between all of these elements. The ispLSI 1048E offers  
5Vnon-volatilein-systemprogrammabilityofthelogic,as  
well as the interconnect to provide truly reconfigurable  
systems. A functional superset of the ispLSI 1048 archi-  
tecture, the ispLSI 1048E device adds two new global  
output enable pins and two additional dedicated inputs.  
— 100% Tested at Time of Manufacture  
• IN-SYSTEM PROGRAMMABLE  
— In-System Programmable (ISP™) 5V Only  
— Increased Manufacturing Yields, Reduced Time-to-  
Market and Improved Product Quality  
— Reprogram Soldered Devices for Faster Prototyping  
• OFFERS THE EASE OF USE AND FAST SYSTEM  
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY  
OF FIELD PROGRAMMABLE GATE ARRAYS  
The basic unit of logic on the ispLSI 1048E device is the  
Generic Logic Block (GLB). The GLBs are labeled A0,  
A1…F7(seeFigure1). Thereareatotalof48GLBsinthe  
ispLSI 1048E device. Each GLB has 18 inputs, a pro-  
grammableAND/OR/ExclusiveORarray,andfouroutputs  
which can be configured to be either combinatorial or  
registered. Inputs to the GLB come from the GRP and  
dedicated inputs. All of the GLB outputs are brought back  
into the GRP so that they can be connected to the inputs  
of any other GLB on the device.  
— Complete Programmable Device Can Combine Glue  
Logic and Structured Designs  
— Enhanced Pin Locking Capability  
— Four Dedicated Clock Input Pins  
— Synchronous and Asynchronous Clocks  
— Programmable Output Slew Rate Control to  
Minimize Switching Noise  
— Flexible Pin Placement  
— Optimized Global Routing Pool Provides Global  
Interconnectivity  
— Lead-Free Package Options  
Copyright©2006LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
August 2006  
1048e_12  
1

与ISPLSI1048E-100LTI相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI1048E100LTN LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E-100LTN LATTICE

获取价格

EE PLD, 12.5ns, 192-Cell, CMOS, PQFP128, LEAD FREE, TQFP-128
ISPLSI1048E100LTNI LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E125LQ LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E-125LQ ETC

获取价格

Electrically-Erasable Complex PLD
ISPLSI1048E125LQI LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E125LQN LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E125LQNI LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E125LT LATTICE

获取价格

In-System Programmable High Density PLD
ISPLSI1048E-125LT ETC

获取价格