5秒后页面跳转
ISL8700AIBZ PDF预览

ISL8700AIBZ

更新时间: 2024-11-16 02:57:39
品牌 Logo 应用领域
瑞萨 - RENESAS 双倍数据速率光电二极管外围集成电路
页数 文件大小 规格书
12页 607K
描述
Adjustable Delay to Subsequent Enable Signal

ISL8700AIBZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:14
Reach Compliance Code:compliantFactory Lead Time:1 week
风险等级:5.63Is Samacsys:N
边界扫描:NOJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:8.65 mm
低功率模式:NO湿度敏感等级:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压:24 V最小供电电压:3.3 V
标称供电电压:12 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
uPs/uCs/外围集成电路类型:DSP PERIPHERAL, ADDRESS SEQUENCERBase Number Matches:1

ISL8700AIBZ 数据手册

 浏览型号ISL8700AIBZ的Datasheet PDF文件第2页浏览型号ISL8700AIBZ的Datasheet PDF文件第3页浏览型号ISL8700AIBZ的Datasheet PDF文件第4页浏览型号ISL8700AIBZ的Datasheet PDF文件第5页浏览型号ISL8700AIBZ的Datasheet PDF文件第6页浏览型号ISL8700AIBZ的Datasheet PDF文件第7页 
DATASHEET  
ISL8700A, ISL8701A, ISL8702A, ISL8703A, ISL8704A,  
ISL8705A  
FN6381  
Rev 1.00  
July 24, 2014  
The ISL8700A, ISL8701A, ISL8702A, ISL8703A, ISL8704A,  
ISL8705A family of ICs provide four delay adjustable  
Features  
• Adjustable Delay to Subsequent Enable Signal  
• Adjustable Delay to Sequence Auto Start  
sequenced outputs while monitoring an input voltage all with  
a minimum of external components.  
High performance DSP, FPGA, µP and various subsystems  
require input power sequencing for proper functionality at  
initial power-up and the ISL870XA provides this function  
while monitoring the distributed voltage for over and  
undervoltage compliance.  
• Adjustable Distributed Voltage Monitoring  
• Under and Overvoltage Adjustable Delay to Auto Start  
Sequence  
• I/O Options  
ENABLE (ISL8700A, ISL8702A, ISL8704A) and  
ENABLE# (ISL8701A, ISL8703A, ISL8705A)  
SEQ_EN (ISL8702A, ISL8703A) and  
SEQ_EN# (ISL8704A, ISL8705A)  
These ICs operate over the +3.3V to +24V nominal voltage  
range. All have a user adjustable time from UV and OV  
voltage compliance to sequencing start via an external  
capacitor when in auto start mode and adjustable time delay  
to subsequent ENABLE output signal via external resistors.  
• Voltage Compliance Fault Output  
• Pb-Free (RoHS Compliant)  
Additionally, the ISL8702A, ISL8703A, ISL8704A and  
ISL8705A provide I/O for sequencing on and off operation  
(SEQ_EN) and for voltage window compliance reporting  
(FAULT) over the +3.3V to +24V nominal voltage range.  
Applications  
• Power Supply Sequencing  
• System Timing Function  
Easily daisy chained for more than 4 sequenced signals.  
Altogether, the ISL870XA provides these adjustable features  
with a minimum of external BOM. See Figure 1 for typical  
implementation.  
Pinout  
ISL870XA  
(14 LD SOIC)  
TOP VIEW  
Ordering Information  
PART NUMBER  
(Note 1)  
PART  
TEMP.  
PACKAGE  
(Pb-free)  
PKG.  
DWG. #  
14  
13  
12  
11  
10  
9
ENABLE_D  
ENABLE_C  
ENABLE_B  
1
2
3
4
5
6
7
VIN  
MARKING RANGE (°C)  
TD  
ISL8700AIBZ*  
ISL8701AIBZ*  
ISL8702AIBZ*  
ISL8703AIBZ*  
ISL8704AIBZ*  
ISL8705AIBZ*  
ISL 8700AIBZ -40 to +85 14 Ld SOIC M14.15  
ISL 8701AIBZ -40 to +85 14 Ld SOIC M14.15  
ISL 8702AIBZ -40 to +85 14 Ld SOIC M14.15  
ISL 8703AIBZ -40 to +85 14 Ld SOIC M14.15  
ISL 8704AIBZ -40 to +85 14 Ld SOIC M14.15  
ISL 8705AIBZ -40 to +85 14 Ld SOIC M14.15  
TC  
ENABLE_A  
OV  
TB  
TIME  
UV  
SEQ_EN (NC on ISL8700A/01A)  
FAULT (NC on ISL8700A/01A)  
GND  
8
ISL8701A, ISL8703A, ISL8705A PINS 1-4 ARE ENABLE# FUNCTION  
ISL8704A, ISL8705A PIN 9 IS SEQ_EN# FUNCTION  
ISL870XAEVAL1 Evaluation Platform  
*Add “-T” suffix for tape and reel.  
NOTES:  
3.3-24V  
1. Intersil Pb-free plus anneal products employ special Pb-free material  
sets; molding compounds/die attach materials and 100% matte tin  
plate termination finish, which are RoHS compliant and compatible  
with both SnPb and Pb-free soldering operations. Intersil Pb-free  
products are MSL classified at Pb-free peak reflow temperatures that  
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.  
EN  
Vo1  
Vo2  
Vo3  
V04  
DC/DC  
VIN  
Ru  
ENABLE_A  
ENABLE_B  
ENABLE_C  
ENABLE_D  
SEQ_EN *  
EN  
DC/DC  
UV  
Rm  
Rl  
FAULT *  
OV  
EN  
EN  
GND TB TC TD TIME  
DC/DC  
DC/DC  
* SEQ_EN and FAULT are not available on ISL8700A and ISL8701A  
FIGURE 1. ISL870XA IMPLEMENTATION  
FN6381 Rev 1.00  
July 24, 2014  
Page 1 of 12  

与ISL8700AIBZ相关器件

型号 品牌 获取价格 描述 数据表
ISL8700AIBZ-T ROCHESTER

获取价格

DSP-ADDRESS SEQUENCER, PDSO14, ROHS COMPLIANT, PLASTIC, MS-012AB, SOIC-14
ISL8700IBZ INTERSIL

获取价格

Adjustable Quad Sequencer
ISL8700IBZ RENESAS

获取价格

DSP-ADDRESS SEQUENCER, PDSO14, PLASTIC, MS-012AB, SOIC-14
ISL8700IBZ ROCHESTER

获取价格

DSP-ADDRESS SEQUENCER, PDSO14, PLASTIC, MS-012AB, SOIC-14
ISL8700IBZT RENESAS

获取价格

IC DSP-ADDRESS SEQUENCER, PDSO14, PLASTIC, MS-012AB, SOIC-14, DSP Peripheral
ISL8700IBZ-T ROCHESTER

获取价格

DSP-ADDRESS SEQUENCER, PDSO14, PLASTIC, MS-012AB, SOIC-14
ISL8700IBZ-T RENESAS

获取价格

DSP-ADDRESS SEQUENCER, PDSO14, PLASTIC, MS-012AB, SOIC-14
ISL8701 INTERSIL

获取价格

Adjustable Quad Sequencer
ISL8701A RENESAS

获取价格

Adjustable Delay to Subsequent Enable Signal
ISL8701AIBZ INTERSIL

获取价格

Adjustable Quad Sequencer