Datasheet > IS64VPS12832EC-200B2A3

IS64VPS12832EC-200B2A3

更新时间： 2024-12-02 00:32:59

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
36页	2323K
描述
128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS64VPS12832EC-200B2A3 数据手册

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第2页

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第3页

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第4页

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第5页

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第6页

浏览型号IS64VPS12832EC-200B2A3的Datasheet PDF文件第7页

IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC

IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC

128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED,

SINGLE CYCLE DESELECT SRAM

OCTOBER 2015

FEATURES

DESCRIPTION

The 4Mb product family features high-speed, low-power

synchronous static RAMs designed to provide burstable,

high-performance memory for communication and

networking applications. The IS61(64)LPS/VPS12836EC are

organized as 131,072 words by 36bits. The

IS61(64)LPS/VPS12832EC are organized as 131,072 words by

32bits. The IS61(64)LPS/VPS25618EC are organized as

262,144 words by 18 bits. Fabricated with ISSI's advanced

CMOS technology, the device integrates a 2-bit burst

counter, high-speed SRAM core, and high-drive capability

outputs into a single monolithic circuit. All synchronous

inputs pass through registers controlled by a positive-

edge-triggered single clock input.



Internal self-timed write cycle

Individual Byte Write Control and Global Write

Clock controlled, registered address, data and

control



Burst sequence control using MODE input

Three chip enable option for simple depth

expansion and address pipelining

Common data inputs and data outputs

Auto Power-down during deselect

Single cycle deselect



Write cycles are internally self-timed and are initiated by

the rising edge of the clock input. Write cycles can be one

to four bytes wide as controlled by the write control inputs.

Snooze MODE for reduced-power standby

JEDEC 100-pin QFP, 165-ball BGA and 119-

ball BGA packages

Separate byte enables allow individual bytes to be written.

The byte write operation is performed by using the byte

write enable (/BWE) input combined with one or more

individual byte write signals (/BWx). In addition, Global

Write (/GW) is available for writing all bytes at one time,

regardless of the byte write controls.



Power supply:

LPS: V_DD3.3V (± 5%), V_DDQ3.3V/2.5V (± 5%)

VPS: V_DD2.5V (± 5%), V_DDQ2.5V (± 5%)

JTAG Boundary Scan for BGA packages

Industrial and Automotive temperature support

Lead-free available

Bursts can be initiated with either /ADSP (Address Status

Processor) or /ADSC (Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the /ADV (burst address

advance) input pin.



Error Detection and Error Correction

The mode pin is used to select the burst sequence order.

Linear burst is achieved when this pin is tied LOW.

Interleave burst is achieved when this pin is tied HIGH or

left floating.

FAST ACCESS TIME

Symbol

tKQ

Parameter

Clock Access Time

Cycle time

-250

2.6

-200

3.1

Units

tKC

fMAX

Frequency

250

200

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. D1

10/5/2015

12 3 4 5 6 7...36

中文翻译

下载PDF

与IS64VPS12832EC-200B2A3相关器件

型号	品牌	获取价格	描述	数据表
IS64VPS12832EC-200B2LA3	ISSI	获取价格	Cache SRAM, 128KX32, 3.1ns, CMOS, PBGA119, BGA-119
IS64VPS12832EC-200B3A3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-200B3LA3	ISSI	获取价格	Cache SRAM, 128KX32, 3.1ns, CMOS, PBGA165, TFBGA-165
IS64VPS12832EC-200TQA3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-200TQLA3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-250B2A3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-250B2LA3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-250B3A3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-250B3LA3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS64VPS12832EC-250TQA3	ISSI	获取价格	128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

与IS64VPS12832EC-200B2A3相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

IS64VPS12832EC-200B2A3

IS64VPS12832EC-200B2A3 数据手册

与IS64VPS12832EC-200B2A3相关器件

与IS64VPS12832EC-200B2A3相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS64VPS12832EC-200B2A3

IS64VPS12832EC-200B2A3 数据手册

与IS64VPS12832EC-200B2A3相关器件

与IS64VPS12832EC-200B2A3相关文章

您还可以找

您在本页遇到什么问题？