IS61LF102436A IS61VF102436A
IS61LF204818A IS61VF204818A
1M x 36, 2M x 18
36Mb SYNCHRONOUS FLOW-THROUGH
STATIC RAM
APRIL 2008
FEATURES
DESCRIPTION
The ISSI IS61LF/VF102436A and IS61LF/VF204818A
are high-speed, low-power synchronous static RAMs de-
signed to provide burstable, high-performance memory for
communication and networking applications.The IS61LF/
VF102436Aꢀisꢀorganizedꢀasꢀ1,048,476ꢀwordsꢀbyꢀ36ꢀbits.ꢀ
The IS61LF/VF204818Aꢀisꢀorganizedꢀasꢀ2M-wordsꢀbyꢀ18ꢀ
bits. Fabricated with ISSI'sꢀadvancedꢀCMOSꢀtechnology,ꢀ
the device integrates a 2-bit burst counter, high-speed
SRAMꢀcore,ꢀandꢀhigh-driveꢀcapabilityꢀoutputsꢀintoꢀaꢀsingleꢀ
monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single
clock input.
•ꢀ Internalꢀself-timedꢀwriteꢀcycle
•ꢀ IndividualꢀByteꢀWriteꢀControlꢀandꢀGlobalꢀWrite
•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀdataꢀandꢀ
control
•ꢀ BurstꢀsequenceꢀcontrolꢀusingꢀMODEꢀinputꢀꢀ
•ꢀ Three chip enable option for simple depth expan-
sion and address pipelining
•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs
•ꢀ AutoꢀPower-downꢀduringꢀdeselect
•ꢀ Singleꢀcycleꢀdeselect
Writeꢀcyclesꢀareꢀinternallyꢀself-timedꢀandꢀareꢀinitiatedꢀbyꢀtheꢀ
risingꢀedgeꢀofꢀtheꢀclockꢀinput.ꢀWriteꢀcyclesꢀcanꢀbeꢀoneꢀtoꢀ
four bytes wide as controlled by the write control inputs.
•ꢀ SnoozeꢀMODEꢀforꢀreduced-powerꢀstandby
•ꢀ PowerꢀSupply
Separate byte enables allow individual bytes to be written.
Byteꢀwriteꢀoperationꢀisꢀperformedꢀbyꢀusingꢀbyteꢀwriteꢀen-
able (BWE) input combined with one or more individual
byte write signals (BWx). Inꢀaddition,ꢀGlobalꢀWriteꢀ(GW)
is available for writing all bytes at one time, regardless of
the byte write controls.
LF: Vd d 3.3V + 5%, Vd d q 3.3V/2.5V + 5%
VF: Vd d 2.5V + 5%, Vd d q 2.5V + 5%
•ꢀ JEDECꢀ100-PinꢀTQFPꢀandꢀ165-pinꢀPBGAꢀpack-
ages.
BurstsꢀcanꢀbeꢀinitiatedꢀwithꢀeitherꢀADSP (Address Status
Processor)ꢀorꢀADSC (Address Status Cache Controller)
inputꢀpins.ꢀSubsequentꢀburstꢀaddressesꢀcanꢀbeꢀgener-
ated internally and controlled by the ADV (burst address
advance) input pin.
•ꢀ Lead-freeꢀavailable
Theꢀmodeꢀpinꢀisꢀusedꢀtoꢀselectꢀtheꢀburstꢀsequenceꢀorder,ꢀ
LinearꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀLOW.ꢀInter-
leaveꢀburstꢀisꢀachievedꢀwhenꢀthisꢀpinꢀisꢀtiedꢀHIGHꢀorꢀleftꢀ
floating.
FAST ACCESS TIME
Symbol
Parameter
-6.5
6.5ꢀ
7.5ꢀ
133ꢀ
-7.5
7.5ꢀ
8.5ꢀ
117ꢀ
Units
ns
tk q
tk c
ꢀ
ClockꢀAccessꢀTimeꢀ
CycleꢀTimeꢀ
ns
ꢀ
Frequencyꢀ
MHz
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc.
1
Rev. B
04/17/08