5秒后页面跳转
IMIZ9973 PDF预览

IMIZ9973

更新时间: 2024-10-27 23:58:39
品牌 Logo 应用领域
其他 - ETC 时钟
页数 文件大小 规格书
9页 92K
描述
Clocks and Buffers

IMIZ9973 数据手册

 浏览型号IMIZ9973的Datasheet PDF文件第2页浏览型号IMIZ9973的Datasheet PDF文件第3页浏览型号IMIZ9973的Datasheet PDF文件第4页浏览型号IMIZ9973的Datasheet PDF文件第5页浏览型号IMIZ9973的Datasheet PDF文件第6页浏览型号IMIZ9973的Datasheet PDF文件第7页 
Z9973  
3.3V, 125-MHz, Multi-Output Zero Delay Buffer  
Table 1. Frequency Table[1]  
Features  
VC0_SEL  
FB_SEL2  
FB_SEL1  
FB_SEL0  
F
VC0  
• Output frequency up to 125 MHz  
• 12 clock outputs: frequency configurable  
• 350 ps max output-to-output skew  
• Configurable output disable  
• Two reference clock inputs for dynamic toggling  
• Oscillator or PECL reference input  
• Spread spectrum-compatible  
• Glitch-free output clocks transitioning  
• 3.3V power supply  
• Pin-compatible with MPC973  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
8x  
12x  
16x  
20x  
16x  
24x  
32x  
40x  
4x  
6x  
8x  
• Industrial temperature range: –40°C to +85°C  
• 52-pin TQFP package  
10x  
8x  
12x  
16x  
20x  
Note:  
1. x = the reference input frequency, 200 MHz < FVCO < 480 MHz.  
.
Block Diagram  
Pin Configuration  
PECL_CLK  
PECL_CLK#  
VCO_SEL  
PLL_EN  
REF_SEL  
Sync  
Frz  
D Q  
QA0  
0
1
Phase  
Detector  
VCO  
TCLK0  
TCLK1  
0
1
QA1  
QA2  
QA3  
LPF  
TCLK_SEL  
FB_IN  
52 51 50 49 48 47 46 45 44 43 42 41 40  
39  
Sync  
Frz  
VSS  
VSS  
MR#/OE  
SCLK  
QB0  
QB1  
D
Q
1
QB0  
2
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
VDDC  
QB1  
3
QB2  
QB3  
SDATA  
4
FB_SEL2  
VSS  
FB_SEL2  
PLL_EN  
REF_SEL  
TCLK_SEL  
TCLK0  
5
QB2  
6
VDDC  
QB3  
7
Z9973  
8
MR#/OE  
Sync  
Frz  
D
Q
QC0  
QC1  
FB_IN  
VSS  
9
Power-On  
Reset  
10  
11  
12  
13  
TCLK1  
/4, /6, /8, /12  
/4, /6, /8, /10  
/2, /4, /6, /8  
FB_OUT  
VDDC  
FB_SEL0  
PECL_CLK  
PECL_CLK#  
VDD  
Sync  
Frz  
2
QC2  
D
D
SELA(0,1)  
Q
Q
QC3  
2
2
SELB(0,1)  
SELC(0,1)  
14 15 16 17 18 19 20 21 22 23 24 25 26  
0
1
Sync  
Frz  
FB_OUT  
/4, /6, /8, /10  
Sync Pulse  
/2  
Sync  
Frz  
2
SYNC  
D Q  
FB_SEL(0,1)  
Data Generator  
SCLK  
Output Disable  
Circuitry  
12  
SDATA  
INV_CLK  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07089 Rev. *D  
Revised December 21, 2002  

与IMIZ9973相关器件

型号 品牌 获取价格 描述 数据表
IMIZ9973BA CYPRESS

获取价格

3.3V, 125-MHz, Multi-Output Zero Delay Buffer
IMIZ9973BAT CYPRESS

获取价格

3.3V, 125-MHz, Multi-Output Zero Delay Buffer
IMIZ9974 ETC

获取价格

Clocks and Buffers
IMIZ9974CA CYPRESS

获取价格

3.3V, 125-MHz, Multi-Output Zero Delay Buffer
IMIZ9974CAT CYPRESS

获取价格

3.3V, 125-MHz, Multi-Output Zero Delay Buffer
IMIZ9975 ETC

获取价格

Clocks and Buffers
IMK HAMMOND

获取价格

Quincaillerie dasservissement
IMK2-67025L-25 ATMEL

获取价格

Dual-Port SRAM, 8KX16, 25ns, CMOS, PQFP84, 0.050 INCH, MQFP-84
IMK2-67025L-25 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 25ns, CMOS, PQFP84, 0.050 INCH, MQFP-84
IMK2-67025L-30 TEMIC

获取价格

Dual-Port SRAM, 8KX16, 30ns, CMOS, PQFP84, 0.050 INCH, MQFP-84