5秒后页面跳转
IDTCSP5V9910-2SO PDF预览

IDTCSP5V9910-2SO

更新时间: 2024-09-28 06:18:27
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
6页 95K
描述
PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 INCH, SOIC-24

IDTCSP5V9910-2SO 数据手册

 浏览型号IDTCSP5V9910-2SO的Datasheet PDF文件第2页浏览型号IDTCSP5V9910-2SO的Datasheet PDF文件第3页浏览型号IDTCSP5V9910-2SO的Datasheet PDF文件第4页浏览型号IDTCSP5V9910-2SO的Datasheet PDF文件第5页浏览型号IDTCSP5V9910-2SO的Datasheet PDF文件第6页 
3.3V LOW SKEW  
IDTCSP5V9910  
PLL CLOCK DRIVER  
TURBOCLOCK™ JR.  
FEATURES:  
DESCRIPTION  
EightzerodelayLVTTLoutputs  
<250ps ofoutputtooutputskew  
Selectable positive ornegative edge synchronization  
Synchronous outputenable  
Outputfrequency:25MHzto70MHz  
3 skew grades:  
CSP5V9910-2:tSKEW0<250ps  
CSP5V9910-5:tSKEW0<500ps  
CSP5V9910-7:tSKEW0<750ps  
3-level input for PLL range control  
PLL bypass for DC testing  
Externalfeedback,internalloopfilter  
12mAbalanceddrive outputs  
LowJitter:<200ps peak-to-peak  
Available inSOICPackage  
The CSP5V9910 is a high fanout phase locked-loop clock driver  
intendedforhighperformancecomputinganddata-communicationsappli-  
cations. Ithas eightzerodelayLVTTLoutputs.  
Whenthe GND/sOEpinis heldlow,allthe outputs are synchronously  
enabled.However,ifGND/sOEis heldhigh,alltheoutputs exceptQ2 and  
Q3 are synchronouslydisabled.  
Furthermore, when the VCCQ/PE is held high, all the outputs are  
synchronizedwiththe positive edge ofthe REFclockinput.WhenVCCQ/  
PEis heldlow,allthe outputs are synchronizedwiththe negative edge of  
REF.  
TheFBsignaliscomparedwiththeinputREFsignalatthephasedetector  
inordertodrive the VCO.Phase differences cause the VCOofthe PLLto  
adjust upwards or downwards accordingly.  
Aninternalloopfiltermoderates the response ofthe VCOtothe phase  
detector. The loop filter transfer function has been chosen to provide  
minimal jitter (or frequency variation) while still providing accurate re-  
sponses toinputfrequencychanges.  
FUNCTIONALBLOCKDIAGRAM  
VCCQ/PE  
GND/sOE  
Q0  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Q7  
FB  
PLL  
REF  
FS  
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES  
FEBRUARY 2000  
1
c
2000 Integrated Device Technology, Inc.  
DSC-5808/-  

与IDTCSP5V9910-2SO相关器件

型号 品牌 获取价格 描述 数据表
IDTCSP5V9910-5SO IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 INCH, SOIC-2
IDTCSP5V9910-7SOI IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO24, 0.300 INCH, SOIC-2
IDTCSP5V993-5Q IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDTCSP5V993-7QI IDT

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO28, QSOP-28
IDTCSPF2510C IDT

获取价格

3.3V PHASE-LOCK LOOP CLOCK DRIVER
IDTCSPF2510CPG IDT

获取价格

3.3V PHASE-LOCK LOOP CLOCK DRIVER
IDTCSPF2510CPG8 IDT

获取价格

PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO24, TSSOP-24
IDTCSPF2510CPGG IDT

获取价格

3.3V PHASE-LOCK LOOP CLOCK DRIVER
IDTCSPF2510CPGGI IDT

获取价格

3.3V PHASE-LOCK LOOP CLOCK DRIVER
IDTCSPF2510CPGI IDT

获取价格

3.3V PHASE-LOCK LOOP CLOCK DRIVER