IDTCSPF2510C
0ºCTO85ºCTEMPERATURERANGE
3.3V PHASE-LOCKLOOPCLOCKDRIVER
IDTCSPF2510C
3.3V PHASE-LOCK LOOP
CLOCK DRIVER
frequencyandphase,thefeedback(FBOUT)outputtotheclock(CLK)input
signal. It is specifically designed for use with synchronous DRAMs. The
CSPF2510C operates at 3.3V and provides integrated series-damping
resistors that make it ideal for driving point-to-point loads, single or dual.
Onebankoftenoutputsprovidelow-skew,low-jittercopiesofCLK.Output
signaldutycyclesareadjustedto50percent, independentofthedutycycle
atCLK.TheoutputscanbeenabledordisabledviathecontrolGinput.When
theGinputishigh,theoutputsswitchinphaseandfrequencywithCLK;when
the G input is low, the outputs are disabled to the logic-low state.
UnlikemanyproductscontainingPLLs,theCSPF2510Cdoesnotrequire
external RC networks. The loop filter for the PLL is included on-chip,
minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CSPF2510C requires a
stabilizationtimetoachievephaselockofthefeedbacksignaltothereference
signal.Thisstabilizationtimeisrequired,followingpowerupandapplication
of a fixed-frequency, fixed-phase signal at CLK, as well as following any
changes to the PLL reference or feedback signals. The PLL can be
bypassed for the test purposes by strapping AVDD to ground.
FEATURES:
• Phase-Lock Loop Clock Distribution for Synchronous DRAM
Applications
• Distributes one clock input to one bank of ten outputs
• Output enable bank control
• External feedback (FBIN) pin is used to synchronize the output
to the clock input signal
• On-chip series damping resistors with each driver
• No external RC network required for PLL loop stability
• Operates at 3.3V VDD
• tpd Phase Error at 133MHz: < ±150ps
• Jitter (cycle-cycle)(peak-to-peak) at 66MHz to 133MHz: | 70 | ps
• Spread Spectrum Compatible
• Operating frequency 25MHz to 140MHz
• Fully conforms to PC133 specifications
• Available in 24-Pin TSSOP package
DESCRIPTION:
TheCSPF2510Cischaracterizedforoperationfrom0°Cto+85°C. This
device is also available (on special order) in Industrial (-40°C to +85°C)
temperatures. See Ordering Information for more details.
The IDTCSPF2510C is a high performance, low-skew, low-jitter,
phase-lockloop(PLL)clockdriver. ItusesaPLLtopreciselyalign, inboth
FUNCTIONALBLOCKDIAGRAM
11
G
3
Y0
4
Y1
5
Y2
8
Y3
9
Y4
15
Y5
16
Y6
17
24
Y7
CLK
PLL
20
13
Y8
FBIN
21
Y9
23
AVDD
12
FBOUT
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.
0ºC TO 85ºC TEMPERATURE RANGE
AUGUST 2002
1
c
2002 Integrated Device Technology, Inc.
DSC-5409/6