Datasheet > 存储 > FIFO> IDT72V3646L12PF8

IDT72V3646L12PF8

更新时间： 2024-11-22 06:20:35

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片存储
页数	文件大小	规格书
34页	441K
描述
FIFO, 1KX36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72V3646L12PF8 数据手册

3.3 VOLT CMOS TRIPLE BUS

SyncFIFO^TMWITH BUS-MATCHING

256 x 36 x 2, 512 x 36 x 2,

1,024 x 36 x 2

PRELIMINARY

IDT72V3626

IDT72V3636

IDT72V3646

• Serial or parallel programming of partial flags

FEATURES:

• Big- or Little-Endian format for word and byte bus sizes

• Master Reset clears data and configures FIFO, Partial Reset

clears data but retains configuration settings

• Memory storage capacity:

IDT72V3626–256 x 36 x 2

IDT72V3636–512 x 36 x 2

IDT72V3646–1,024 x 36 x 2

• Mailbox bypass registers for each FIFO

• Free-running CLKA, CLKB and CLKC may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

• Auto power down minimizes power dissipation

• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

• Pin and functionally compatible versions of 5V operating

IDT723626/723636/723646

• Clock frequencies up to 83 MHz (8ns access time)

• Two independent FIFOs buffer data between one bidirectional

36-bit port and two unidirectional 18-bit ports (Port C receives

and Port B transmits)

• 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on

Ports B and C

• Select IDT Standard timing (using EFA, EFB, FFA, and FFC flag

functions) or First Word Fall Through Timing (using ORA, ORB,

IRA, and IRC flag functions)

• Industrial temperature range (–40°C to +85°C) is available

• Programmable Almost-Empty and Almost-Full flags; each has

three default offsets (8, 16 and 64)

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

Port-A

B0-B17

W/RA

ENA

MBA

Control

RAM ARRAY

Logic

256 x 36

512 x 36

1,024 x 36

CLKB

RENB

CSB

Port-B

Control

Logic

FIFO1,

Mail1

Reset

Logic

MRS1

PRS1

MBB

Read

Pointer

Write

Pointer

SIZEB

Status Flag

Logic

FFA/IRA

EFB/ORB

AFA

AEB

FIFO1

FIFO2

Common

Port

SPM

FS0/SD

Control

Logic

Timing

Mode

Programmable Flag

Offset Registers

FS1/SEN

(B and C)

A0-A35

FWFT

FFC/IRC

AFC

Status Flag

Logic

EFA/ORA

AEA

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

MRS2

PRS2

RAM ARRAY

256 x 36

C0-C17

512 x 36

1,024 x 36

CLKC

WENC

MBC

Port-C

Control

Logic

Mail 2

SIZEC

4665 drw 01

MBF2

June 1999

1999 Integrated Device Technology, Inc.

DSC-4665/-

12 3 4 5 6 7...34

中文翻译

下载PDF

与IDT72V3646L12PF8相关器件

型号	品牌	获取价格	描述	数据表
IDT72V3646L12PF9	IDT	获取价格	FIFO, 1KX36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3646L15PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36
IDT72V3646L15PF8	IDT	获取价格	Bi-Directional FIFO, 1KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3646L15PF9	IDT	获取价格	FIFO, 1KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3646L15PFG	IDT	获取价格	暂无描述
IDT72V3646L20PF	IDT	获取价格	Bi-Directional FIFO, 1KX36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3650	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FI
IDT72V3650L10PF	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FI
IDT72V3650L10PF8	IDT	获取价格	FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, PLASTIC, TQFP-128
IDT72V3650L15PF	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FI

与IDT72V3646L12PF8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

27
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

19
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

47

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3646L12PF8

IDT72V3646L12PF8 数据手册

与IDT72V3646L12PF8相关器件

与IDT72V3646L12PF8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3646L12PF8

IDT72V3646L12PF8 数据手册

与IDT72V3646L12PF8相关器件

与IDT72V3646L12PF8相关文章

您还可以找

您在本页遇到什么问题？