3.3V HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
IDT72V3640,IDT72V3650
IDT72V3660,IDT72V3670
IDT72V3680, IDT72V3690
• Zero latency retransmit
FEATURES:
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable settings
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
• Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
• Program programmable flags by either serial or parallel means
• Select IDT Standard timing (using EF and FF flags) or First Word
Fall Through timing (using OR and IR flags)
• Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• JTAG port, provided for Boundary Scan function (PBGA Only)
• Independent Read and Write Clocks (permit reading and writing
simultaneously)
• Availableina128-pinThinQuadFlatPack(TQFP)ora144-pinPlastic
Ball Grid Array (PBGA) (with additional features)
• High-performance submicron CMOS technology
• Industrial temperature range (–40°C to +85°C) is available
• Choose among the following memory organizations:Commercial
IDT72V3640
IDT72V3650
IDT72V3660
IDT72V3670
IDT72V3680
IDT72V3690
1,024 x 36
2,048 x 36
4,096 x 36
8,192 x 36
16,384 x 36
32,768 x 36
• Up to 166 MHz Operation of the Clocks
• UserselectableAsynchronous readand/orwriteports (PBGAOnly)
• User selectable input and output port bus-sizing
- x36 in to x36 out
- x36 in to x18 out
- x36 in to x9 out
- x18 in to x36 out
- x9 in to x36 out
• Pin to Pin compatible to the higher density of IDT72V36100 and
IDT72V36110
• Big-Endian/Little-Endian user selectable byte representation
• 5V input tolerant
• Fixed, low first word latency
FUNCTIONALBLOCKDIAGRAM
*Available on the PBGA package only.
D0 -Dn (x36, x18 or x9)
LD SEN
WEN
WCLK/WR
*
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FLAG
LOGIC
WRITE CONTROL
LOGIC
ASYW
*
FWFT/SI
PFM
RAM ARRAY
FSEL0
FSEL1
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
WRITE POINTER
READ POINTER
BE
CONTROL
LOGIC
IP
RT
READ
CONTROL
LOGIC
RM
ASYR
BM
IW
OW
OUTPUT REGISTER
BUS
*
CONFIGURATION
MRS
PRS
RESET
LOGIC
RCLK/RD
*
REN
TCK
*
*
TRST
JTAG CONTROL
(BOUNDARY SCAN)
*
TMS
TDI
TDO
4667 drw01
*
Q0 -Qn (x36, x18 or x9)
OE
*
*
IDT and the IDT logo are a registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
SEPTEMBER 2003
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-4667/12