Datasheet > 存储 > FIFO> IDT72402L15P

IDT72402L15P

更新时间： 2024-11-10 22:36:19

品牌	Logo	应用领域
艾迪悌 - IDT		存储内存集成电路光电二极管先进先出芯片时钟
页数	文件大小	规格书
9页	99K
描述
CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT72402L15P 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	DIP	包装说明：	0.300 INCH, PLASTIC, DIP-18
针数：	18	Reach Compliance Code：	not_compliant
ECCN代码：	EAR99	HTS代码：	8542.32.00.71
风险等级：	5.84	Is Samacsys：	N
最长访问时间：	40 ns	其他特性：	FALL THRU 65NS
最大时钟频率 (fCLK)：	15 MHz	周期时间：	66.67 ns
JESD-30 代码：	R-PDIP-T18	JESD-609代码：	e0
长度：	22.7965 mm	内存密度：	320 bit
内存集成电路类型：	OTHER FIFO	内存宽度：	5
功能数量：	1	端子数量：	18
字数：	64 words	字数代码：	64
工作模式：	ASYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	64X5
输出特性：	TOTEM POLE	可输出：	NO
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装等效代码：	DIP18,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	4.191 mm
子类别：	FIFOs	最大压摆率：	0.0425 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	7.62 mm
Base Number Matches：	1

IDT72402L15P 数据手册

IDT72401

IDT72402

IDT72403

IDT72404

CMOS PARALLEL FIFO

64 x 4-BIT AND 64 x 5-BIT

Integrated Device Technology, Inc.

Output Enable (OE) pin. The FlFOs accept 4-bit or 5-bit data

at the data input (D0-D3, 4). The stored data stack up on a first-

in/first-out basis.

FEATURES:

• First-ln/First-Out Dual-Port memory

• 64 x 4 organization (IDT72401/03)

• 64 x 5 organization (IDT72402/04)

• IDT72401/02 pin and functionally compatible with

MMI67401/02

• RAM-based FIFO with low falI-through time

• Low-power consumption

— Active: 175mW (typ.)

A Shift Out (SO) signal causes the data at the next to last

word to be shifted to the output while all other data shifts down

one location in the stack. The Input Ready (IR) signal acts like

a flag to indicate when the input is ready for new data

(IR = HIGH) or to signal when the FIFO is full (IR = LOW). The

Input Ready signal can also be used to cascade multiple

devices together. The Output Ready (OR) signal is a flag to

indicate that the output remains valid data (OR = HIGH) or to

indicate that the FIFO is empty (OR = LOW). The Output

Readycanalsobeusedtocascademultipledevicestogether.

Width expansion is accomplished by logically ANDing the

Input Ready (IR) and Output Ready (OR) signals to form

composite signals.

• Maximum shift rate — 45MHz

• High data output drive capability

• Asynchronous and simultaneous read and write

• Fully expandable by bit width

• Fully expandable by word depth

• IDT72403/04 have Output Enable pin to enable output

data

Depth expansion is accomplished by tying the data inputs

of one device to the data outputs of the previous device. The

Input Ready pin of the receiving device is connected to the

Shift Out pin of the sending device and the Output Ready pin

of the sending device is connected to the Shift In pin of the

receiving device.

Reading and writing operations are completely asynchro-

nous allowing the FIFO to be used as a buffer between two

digital machines of widely varying operating frequencies. The

45MHz speed makes these FlFOs ideal for high-speed

communication and controller applications.

• High-speed data communications applications

• High-performance CMOS technology

• Available in CERDIP, plastic DIP and SOIC

• Military product compliant to MlL-STD-883, Class B

• Standard Military Drawing #5962-86846 and

5962-89523 is listed on this function.

• Industrial temperature range (–40°C to +85°C) is avail-

able, tested to military electrical specifications

DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous high-

performance First-ln/First-Out memories organized 64 words

by 4 bits. The IDT72402 and IDT72404 are asynchronous

high-performance First-ln/First-Out memories organized as

64 words by 5 bits. The IDT72403 and IDT72404 also have an

Military grade product is manufactured in compliance with

the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

OUTPUT

ENABLE

INPUT

CONTROL

LOGIC

OE (IDT72403 and

IDT72404)

WRITE POINTER

WRITE MULTIPLEXER

D_0-3

D₄

(IDT72402

and IDT72404)

Q_0-3

MEMORY

ARRAY

DATA_IN

DATA_OUT

(IDT72402 and

IDT72404)

READ MULTIPLEXER

READ POINTER

MASTER

RESET

OUTPUT

CONTROL

LOGIC

2747 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FAST is a trademark of National Semiconductor, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1996

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

1996 Integrated Device Technology, Inc.

DSC-2747/7

5.01

12 3 4 5 6 7...9

中文翻译

下载PDF

与IDT72402L15P相关器件

型号	品牌	获取价格	描述	数据表
IDT72402L15PB	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L15SO	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L15SOB	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L25D	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L25DB	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L25L	ETC	获取价格	x5 Asynchronous FIFO
IDT72402L25LB	ETC	获取价格	x5 Asynchronous FIFO
IDT72402L25P	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L25PB	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
IDT72402L25SO	IDT	获取价格	CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

与IDT72402L15P相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72402L15P

IDT72402L15P 技术参数

IDT72402L15P 数据手册

与IDT72402L15P相关器件

与IDT72402L15P相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72402L15P

IDT72402L15P 技术参数

IDT72402L15P 数据手册

与IDT72402L15P相关器件

与IDT72402L15P相关文章

您还可以找

您在本页遇到什么问题？