5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IDT71V3557SA85BG
IDT71V3557SA85BG PDF预览

IDT71V3557SA85BG

更新时间： 2024-11-13 23:08:19
品牌 Logo 应用领域
艾迪悌 - IDT 计数器静态存储器
页数 文件大小 规格书
28页 997K
描述
128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs

阅读下载

中文翻译

获取价格

IDT71V3557SA85BG 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：14 X 22 MM, PLASTIC, BGA-119
针数：119Reach Compliance Code：not_compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.41最长访问时间：8.5 ns
其他特性：FLOW-THROUGH ARCHITECTURE最大时钟频率 (fCLK)：90 MHz
I/O 类型：COMMONJESD-30 代码：R-PBGA-B119
JESD-609代码：e0长度：22 mm
内存密度：4718592 bit内存集成电路类型：ZBT SRAM
内存宽度：36湿度敏感等级：3
功能数量：1端子数量：119
字数：131072 words字数代码：128000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：128KX36
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA119,7X17,50
封装形状：RECTANGULAR封装形式：GRID ARRAY
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V认证状态：Not Qualified
座面最大高度：2.36 mm最大待机电流：0.04 A
最小待机电流：3.14 V子类别：SRAMs
最大压摆率：0.225 mA最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn63Pb37)
端子形式：BALL端子节距：1.27 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：14 mm

IDT71V3557SA85BG 数据手册

 浏览型号IDT71V3557SA85BG的Datasheet PDF文件第2页浏览型号IDT71V3557SA85BG的Datasheet PDF文件第3页浏览型号IDT71V3557SA85BG的Datasheet PDF文件第4页浏览型号IDT71V3557SA85BG的Datasheet PDF文件第5页浏览型号IDT71V3557SA85BG的Datasheet PDF文件第6页浏览型号IDT71V3557SA85BG的Datasheet PDF文件第7页 
128K x 36, 256K x 18,  
IDT71V3557S  
IDT71V3559S  
IDT71V3557SA  
IDT71V3559SA  
3.3V Synchronous ZBT™ SRAMs  
3.3V I/O, Burst Counter,  
Flow-Through Outputs  
Features  
it read or write.  
◆
128K x 36, 256K x 18 memory configurations  
Supports high performance system speed - 100 MHz  
(7.5 ns Clock-to-Data Access)  
The IDT71V3557/59 contain address, data-in and control signal  
registers.Theoutputsareflow-through(nooutputdataregister).Output  
enable is the only asynchronous signal and can be used to disable the  
outputsatanygiventime.  
A Clock Enable (CEN) pin allows operation of the IDT71V3557/59  
to be suspended as long as necessary. All synchronous inputs are  
ignored when (CEN) is high and the internal device registers will hold  
their previous values.  
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser  
todeselectthedevicewhendesired.Ifanyoneofthesethreeisnotasserted  
when ADV/LD is low, no new memory operation can be  
initiated. However, any pending data transfers (reads or writes) will  
be completed. The data bus will tri-state one cycle after chip is de-  
selectedorawriteisinitiated.  
The IDT71V3557/59 have an on-chip burst counter. In the burst  
mode, the IDT71V3557/59 can provide four cycles of data for a single  
address presented to the SRAM. The order of the burst sequence is  
defined by the LBO input pin. The LBO pin selects between linear and  
interleaved burst sequence. The ADV/LD signal is used to load a new  
externaladdress(ADV/LD=LOW)orincrementtheinternalburstcounter  
(ADV/LD = HIGH).  
◆
◆
◆
ZBTTM Feature - No dead cycles between write and read  
cycles  
Internally synchronized output buffer enable eliminates  
the need to control OE  
Single R/W (READ/WRITE) control pin  
4-word burst capability (Interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
3.3V power supply (±5%), 3.3V (±5%) I/O Supply (VDDQ)  
Optional Boundary Scan JTAG Interface (IEEE 1149.1  
complaint)  
Packaged in a JEDEC Standard 100-pin plastic thin quad  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine  
pitch ball grid array (fBGA)  
◆
◆
◆
◆
◆
◆
◆
Description  
TheIDT71V3557/59are3.3Vhigh-speed4,718,592-bit(4.5Mega-  
bit)synchronous SRAMs organizedas 128Kx36/256Kx18. Theyare  
designed to eliminate dead bus cycles when turning the bus around  
between reads and writes, or writes and reads. Thus they have been  
given the name ZBTTM, or Zero Bus Turnaround.  
The IDT71V3557/59 SRAMs utilize IDT's latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pin thinplasticquadflatpack(TQFP)aswellasa119 ballgridarray  
(BGA) and a 165 fine pitch ball grid array (fBGA).  
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock  
cycle,andonthenextclockcycletheassociateddatacycleoccurs,be  
PinDescriptionSummary  
A0-A17  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
CE1, CE2, CE2  
Output Enable  
OE  
R/W  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW1, BW2, BW3, BW4  
CLK  
ADV/LD  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Test Mode Select  
Test Data Input  
Synchronous  
Static  
LBO  
TMS  
Synchronous  
Synchronous  
N/A  
TDI  
TCK  
Te s t Cl o c k  
TDO  
Te s t Data Outp ut  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Static  
JTAG Reset (Optional)  
Sleep Mode  
TRST  
ZZ  
I/O0-I/O31, I/OP1-I/OP4  
VDD, VDDQ  
Data Input / Output  
Core Power, I/O Power  
Ground  
Supply  
Supply  
VSS  
Static  
52 82 tb l 01  
OCTOBER 2004  
1
©2004IntegratedDeviceTechnology,Inc.  
DSC-5282/07  
1234567...28

中文翻译

下载PDF

与IDT71V3557SA85BG相关器件

型号 品牌 获取价格 描述 数据表
IDT71V3557SA85BG8 IDT

获取价格

 		ZBT SRAM, 128KX36, 8.5ns, CMOS, PBGA119, 14 X 22 MM, POWER, PLASTIC, BGA-119
IDT71V3557SA85BGG IDT

获取价格

 		Synchronous ZBT SRAMs
IDT71V3557SA85BGG8 IDT

获取价格

 		Cache SRAM, 128KX36, 8.5ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, BGA-119
IDT71V3557SA85BGGI IDT

获取价格

 		Cache SRAM, 128KX36, 8.5ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, BGA-119
IDT71V3557SA85BGGI8 IDT

获取价格

 		Cache SRAM, 128KX36, 8.5ns, CMOS, PBGA119, 14 X 22 MM, ROHS COMPLIANT, BGA-119
IDT71V3557SA85BGI IDT

获取价格

 		128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Out
IDT71V3557SA85BGI8 IDT

获取价格

 		ZBT SRAM, 128KX36, 8.5ns, CMOS, PBGA119, 14 X 22 MM, POWER, PLASTIC, BGA-119
IDT71V3557SA85BQ IDT

获取价格

 		128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Out
IDT71V3557SA85BQG IDT

获取价格

 		Cache SRAM, 128KX36, 8.5ns, CMOS, PBGA165, 13 X 15 MM, ROHS COMPLIANT, FBGA-165
IDT71V3557SA85BQGI IDT

获取价格

 		Cache SRAM, 128KX36, 8.5ns, CMOS, PBGA165, 13 X 15 MM, ROHS COMPLIANT, FBGA-165

与IDT71V3557SA85BG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证