5秒后页面跳转
IDT71V2558S100PFG PDF预览

IDT71V2558S100PFG

更新时间: 2024-11-17 04:58:11
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
28页 502K
描述
ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP-100

IDT71V2558S100PFG 数据手册

 浏览型号IDT71V2558S100PFG的Datasheet PDF文件第2页浏览型号IDT71V2558S100PFG的Datasheet PDF文件第3页浏览型号IDT71V2558S100PFG的Datasheet PDF文件第4页浏览型号IDT71V2558S100PFG的Datasheet PDF文件第5页浏览型号IDT71V2558S100PFG的Datasheet PDF文件第6页浏览型号IDT71V2558S100PFG的Datasheet PDF文件第7页 
128K x 36, 256K x 18  
3.3V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs  
IDT71V2556S/XS  
IDT71V2558S/XS  
IDT71V2556SA/XSA  
IDT71V2558SA/XSA  
Features  
cycle, andtwocycleslatertheassociateddatacycleoccurs, beitread  
or write.  
The IDT71V2556/58 contain data I/O, address and control signal  
registers.Outputenableistheonlyasynchronoussignalandcanbeused  
todisabletheoutputsatanygiventime.  
AClockEnable(CEN)pinallowsoperationoftheIDT71V2556/58to  
besuspendedaslongasnecessary.Allsynchronousinputsareignored  
when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious  
values.  
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser  
to deselect the device when desired. If any one of these three are not  
assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.  
However,anypendingdatatransfers(readsorwrites)willbecompleted.  
Thedatabuswilltri-statetwocyclesafterchipisdeselectedorawriteis  
initiated.  
TheIDT71V2556/58hasanon-chipburstcounter.Intheburstmode,  
theIDT71V2556/58canprovidefourcyclesofdataforasingleaddress  
presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe  
LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst  
sequence. The ADV/LD signal is used to load a new external address  
(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =  
HIGH).  
The IDT71V2556/58 SRAMs utilize IDT's latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray  
(BGA) and a 165 fine pitch ball grid array (fBGA).  
128K x 36, 256K x 18 memory configurations  
Supports high performance system speed - 200 MHz  
(3.2 ns Clock-to-Data Access)  
ZBTTM Feature - No dead cycles between write and read  
cycles  
Internally synchronized output buffer enable eliminates the  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)  
Optional - Boundary Scan JTAG Interface (IEEE 1149.1  
complaint)  
Packaged in a JEDEC standard 100-pin plastic thin quad  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch  
ball grid array (fBGA)  
Description  
TheIDT71V2556/58 are3.3Vhigh-speed4,718,592-bit(4.5Mega-  
bit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbuscycles  
when turning the bus around between reads and writes, or writes and  
reads. Thus, they have been given the name ZBTTM, or Zero Bus  
Turnaround.  
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock  
PinDescriptionSummary  
A
0-A17  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
CE1, CE  
2
, CE  
2
Output Enable  
OE  
R/W  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW  
1
, BW  
2
, BW  
3
, BW  
4
CLK  
ADV/LD  
LBO  
TMS  
TDI  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Test Mode Select  
Test Data Input  
Synchronous  
Static  
Synchronous  
Synchronous  
N/A  
TCK  
Test Clock  
TDO  
TRST  
ZZ  
Test Data Output  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Static  
JTAG Reset (Optional)  
Sleep Mode  
I/O  
0
-I/O31, I/OP1-I/OP4  
Data Input / Output  
Core Power, I/O Power  
Ground  
V
V
DD, VDDQ  
SS  
Supply  
Supply  
Static  
4875 tbl 01  
FEBRUARY 2007  
1
©2007IntegratedDeviceTechnology,Inc.  
DSC-4875/09  

与IDT71V2558S100PFG相关器件

型号 品牌 获取价格 描述 数据表
IDT71V2558S100PFGI IDT

获取价格

ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP
IDT71V2558S100PFI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S100PFI9 IDT

获取价格

ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP
IDT71V2558S133BG IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S133BG8 IDT

获取价格

ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2558S133BGI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S133BQ IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S133BQGI IDT

获取价格

ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
IDT71V2558S133BQI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S133PF IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs