5秒后页面跳转
IDT71V2558S133PFI8 PDF预览

IDT71V2558S133PFI8

更新时间: 2024-09-28 20:53:43
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
26页 489K
描述
ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP-100

IDT71V2558S133PFI8 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP-100
针数:100Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.74最长访问时间:4.2 ns
其他特性:PIPELINED ARCHITECTURE最大时钟频率 (fCLK):133 MHz
I/O 类型:COMMONJESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
内存密度:4718592 bit内存集成电路类型:ZBT SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端子数量:100
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):240
电源:2.5,3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.045 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.31 mA最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
宽度:14 mmBase Number Matches:1

IDT71V2558S133PFI8 数据手册

 浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第2页浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第3页浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第4页浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第5页浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第6页浏览型号IDT71V2558S133PFI8的Datasheet PDF文件第7页 
128K x 36, 256K x 18  
IDT71V2556  
IDT71V2558  
3.3V Synchronous ZBT™ SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs  
Features  
128K x 36, 256K x 18 memory configurations  
cycle,andtwocycleslatertheassociateddatacycleoccurs,beitread  
or write.  
Supports high performance system speed - 200 MHz  
(3.2 ns Clock-to-Data Access)  
The IDT71V2556/58 contain data I/O, address and control signal  
registers.Outputenableistheonlyasynchronoussignalandcanbeused  
todisabletheoutputsatanygiventime.  
AClockEnable(CEN)pinallowsoperationoftheIDT71V2556/58to  
besuspendedaslongasnecessary.Allsynchronousinputsareignored  
when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious  
values.  
ZBTTM Feature - No dead cycles between write and read  
cycles  
Internally synchronized output buffer enable eliminates the  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
3.3V power supply (±5%)  
2.5V I/O Supply (VDDQ)  
Packaged in a JEDEC standard 100-pin plastic thin quad  
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser  
to deselect the device when desired. If any one of these three are not  
assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.  
However,anypendingdatatransfers(readsorwrites)willbecompleted.  
Thedatabuswilltri-statetwocyclesafterchipisdeselectedorawriteis  
initiated.  
TheIDT71V2556/58hasanon-chipburstcounter.Intheburstmode,  
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch theIDT71V2556/58canprovidefourcyclesofdataforasingleaddress  
ball grid array (fBGA)  
presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe  
LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst  
sequence. The ADV/LD signal is used to load a new external address  
(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =  
HIGH).  
The IDT71V2556/58 SRAMs utilize IDT's latest high-performance  
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm  
100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray  
(BGA) and a 165 fine pitch ball grid array (fBGA).  
Description  
TheIDT71V2556/58 are3.3Vhigh-speed4,718,592-bit(4.5Mega-  
bit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbuscycles  
when turning the bus around between reads and writes, or writes and  
reads. Thus, they have been given the name ZBT , or Zero Bus  
Turnaround.  
TM  
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock  
PinDescriptionSummary  
0
17  
A -A  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Chip Enables  
1
2
2
CE , CE , CE  
Output Enable  
OE  
R/W  
CEN  
Read/Write Signal  
Clock Enable  
Individual Byte Write Selects  
Clock  
1
2
3
4
BW , BW , BW , BW  
CLK  
ADV/LD  
LBO  
Advance burst address / Load new address  
Linear / Interleaved Burst Order  
Data Input / Output  
Core Power, I/O Power  
Ground  
Synchronous  
Static  
0
31  
P1  
P4  
I/O -I/O , I/O -I/O  
Synchronous  
Static  
DD DDQ  
V , V  
Supply  
Supply  
SS  
V
Static  
4875 tbl 01  
ZBT and ZeroBus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.  
OCTOBER 2000  
1
©2000IntegratedDeviceTechnology,Inc.  
DSC-4875/06  

与IDT71V2558S133PFI8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V2558S166BG IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S166BGG IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2558S166BGI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S166BQ IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S166BQGI IDT

获取价格

暂无描述
IDT71V2558S166BQI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S166PF IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2558S166PF8 IDT

获取价格

ZBT SRAM, 128KX36, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQ
IDT71V2558S166PFG IDT

获取价格

ZBT SRAM, 256KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, TQFP-
IDT71V2558S166PFGI IDT

获取价格

ZBT SRAM, 128KX36, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQ