2.5V LVDS 1:6 CLOCK BUFFER
TERABUFFER™ II
IDT5T9306
DESCRIPTION:
FEATURES:
TheIDT5T93062.5Vdifferential clockbufferisauser-selectabledifferential
inputtosixLVDSoutputs. ThefanoutfromadifferentialinputtosixLVDSoutputs
reduces loading on the preceding driver and provides an efficient clock
distributionnetwork. TheIDT5T9306canactasatranslatorfromadifferential
HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to
LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to
translate to LVDS outputs. The redundant input capability allows for an
asynchronouschange-over fromaprimaryclocksourcetoasecondaryclock
source. SelectablereferenceinputsarecontrolledbySEL.
• Guaranteed Low Skew < 25ps (max)
• Very low duty cycle distortion < 125ps (max)
• High speed propagation delay < 1.75ns (max)
• Additive phase jitter, RMS 0.159ps (typical) @ 125MHz
• Up to 1GHz operation
• Selectable inputs
• Hot insertable and over-voltage tolerant inputs
• 3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V),
CML, or LVDS input interface
TheIDT5T9306outputscanbeasynchronouslyenabled/disabled. When
disabled,theoutputswilldrivetothevalueselectedbytheGLpin. Multiplepower
and grounds reduce noise.
• Selectable differential inputs to six LVDS outputs
• Power-down mode
• 2.5V VDD
• Available in VFQFPN package
APPLICATIONS:
• Clock distribution
FUNCTIONALBLOCKDIAGRAM
GL
G
Q1
OUTPUT
CONTROL
Q1
PD
Q2
Q2
OUTPUT
CONTROL
A1
1
A1
Q3
Q3
OUTPUT
CONTROL
A2
Q4
Q4
OUTPUT
CONTROL
0
A2
Q5
Q5
OUTPUT
CONTROL
SEL
Q6
Q6
OUTPUT
CONTROL
IDT™ / ICS™ LVDS CLOCK BUFFER TERABUFFER™ II
1
IDT5T9306 REV. B APRIL 15, 2008