Datasheet > 逻辑 > 时钟驱动器> IDT54FCT88915TT55PY

IDT54FCT88915TT55PY

更新时间： 2024-11-07 22:19:03

品牌	Logo	应用领域
艾迪悌 - IDT		时钟驱动器
页数	文件大小	规格书
11页	144K
描述
LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT54FCT88915TT55PY 技术参数

生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	SSOP,	针数：	28
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.84	系列：	FCT
输入调节：	MUX	JESD-30 代码：	R-PDSO-G28
JESD-609代码：	e0	长度：	10.2 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	功能数量：	1
反相输出次数：	1	端子数量：	28
实输出次数：	7	最高工作温度：	125 °C
最低工作温度：	-55 °C	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, SHRINK PITCH
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.5 ns
座面最大高度：	2 mm	最大供电电压 (Vsup)：	5.25 V
最小供电电压 (Vsup)：	4.75 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	MILITARY	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	宽度：	5.3 mm
最小 fmax：	55 MHz	Base Number Matches：	1

IDT54FCT88915TT55PY 数据手册

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第2页

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第3页

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第4页

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第5页

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第6页

浏览型号IDT54FCT88915TT55PY的Datasheet PDF文件第7页

IDT54/74FCT88915TT 55/70/100/133

LOW SKEW PLL-BASED CLOCK DRIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

IDT54/74FCT88915TT

55/70/100/133

LOW SKEW PLL-BASED

CMOS CLOCK DRIVER

(WITH 3-STATE)

PRELIMINARY

Integrated Device Technology, Inc.

is fed back to the PLL at the FEEDBACK input resulting in

essentially delay across the device. The PLL consists of the

phase/frequency detector, charge pump, loop filter and VCO.

The VCO is designed for a 2Q operating frequency range of

40MHz to f2Q Max.

The IDT54/74FCT88915TT provides 8 outputs with 500ps

skew. The Q5 output is inverted from the Q outputs. The 2Q

runs at twice the Q frequency and Q/2 runs at half the Q

frequency.

FEATURES:

• 0.5 MICRON CMOS Technology

• Input frequency range: 10MHz – f2Q Max. spec

(FREQ_SEL = HIGH)

• Max. output frequency: 133MHz

• Pin and function compatible with MC88915T

• 5 non-inverting outputs, one inverting output, one 2x

output, one ÷2 output; all outputs are TTL-compatible

• 3-State outputs

TheFREQ_SELcontrolprovidesanadditional÷ 2optionin

the output path. PLL _EN allows bypassing of the PLL, which

is useful in static test modes. When PLL_EN is low, SYNC

input may be used as a test clock. In this test mode, the input

frequency is not limited to the specified range and the polarity

of outputs is complementary to that in normal operation

(PLL_EN = 1). The LOCK output attains logic HIGH when the

PLL is in steady-state phase and frequency lock. When OE/

• Output skew < 500ps (max.)

• Duty cycle distortion < 500ps (max.)

• Part-to-part skew: 1ns (from tPD max. spec)

• TTL level output voltage swing

• 64/–15mA drive at TTL output voltage levels

• Available in 28 pin PLCC, LCC and SSOP packages

DESCRIPTION:

The IDT54/74FCT88915TT uses phase-lock loop technol- RST is low, all the outputs are put in high impedance state and

ogy to lock the frequency and phase of outputs to the input registers at Q, Q and Q/2 outputs are reset.

reference clock. It provides low skew clock distribution for

The IDT54/74FCT88915TT requires one external loop

high performance PCs and workstations. One of the outputs filter component as recommended in Figure 1.

FUNCTIONAL BLOCK DIAGRAM

FEEDBACK

LOCK

Voltage

Controlled

Oscilator

Phase/Freq.

Detector

SYNC (0)

SYNC (1)

Charge Pump

REF_SEL

PLL_EN

Mux

(÷1)

(÷2)

Divide

-By-2

FREQ_SEL

OE/RST

Q/2

3072 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1995

1995 Integrated Device Technology, Inc.

9.7

DSC-4247/1

12 3 4 5 6 7...11

中文翻译

下载PDF

与IDT54FCT88915TT55PY相关器件

型号	品牌	获取价格	描述	数据表
IDT54FCT88915TT55PYB	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70J	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70JB	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70L	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70LB	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70PY	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54FCT88915TT70PYB	IDT	获取价格	LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT54HCT139LB-1	IDT	获取价格	Decoder/Driver, CMOS, CQCC20
IDT54LVC162374APA	IDT	获取价格	3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

与IDT54FCT88915TT55PY相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

20
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

18
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

40
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT54FCT88915TT55PY

IDT54FCT88915TT55PY 技术参数

IDT54FCT88915TT55PY 数据手册

与IDT54FCT88915TT55PY相关器件

与IDT54FCT88915TT55PY相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT54FCT88915TT55PY

IDT54FCT88915TT55PY 技术参数

IDT54FCT88915TT55PY 数据手册

与IDT54FCT88915TT55PY相关器件

与IDT54FCT88915TT55PY相关文章

您还可以找

您在本页遇到什么问题？