5秒后页面跳转
IDT54FCT162501CTEB PDF预览

IDT54FCT162501CTEB

更新时间: 2024-11-19 23:12:43
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
9页 144K
描述
FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT54FCT162501CTEB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DFP包装说明:CERPACK-56
针数:56Reach Compliance Code:not_compliant
风险等级:5.92其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:FCTJESD-30 代码:R-GDFP-F56
JESD-609代码:e0长度:18.415 mm
负载电容(CL):50 pF逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.016 A位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE WITH SERIES RESISTOR
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装等效代码:FL56,.4,25
封装形状:RECTANGULAR封装形式:FLATPACK
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
Prop。Delay @ Nom-Sup:4.6 ns传播延迟(tpd):5.4 ns
认证状态:Not Qualified筛选级别:MIL-STD-883 Class B
座面最大高度:2.413 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:FLAT
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:9.652 mm
Base Number Matches:1

IDT54FCT162501CTEB 数据手册

 浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第2页浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第3页浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第4页浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第5页浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第6页浏览型号IDT54FCT162501CTEB的Datasheet PDF文件第7页 
IDT54/74FCT16501AT/CT/ET  
IDT54/74FCT162501AT/CT/ET  
IDT54/74FCT162H501AT/CT/ET  
FAST CMOS  
18-BIT REGISTERED  
TRANSCEIVER  
Integrated Device Technology, Inc.  
CMOS technology. These high-speed, low-power 18-bit reg-  
istered bus transceivers combine D-type latches and D-type  
flip-flopstoallowdataflowintransparent, latchedandclocked  
modes. Data flow in each direction is controlled by output-  
enable (OEAB and OEBA), latch enable (LEAB and LEBA)  
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow,  
thedeviceoperatesintransparentmodewhenLEABisHIGH.  
When LEAB is LOW, the A data is latched if CLKAB is held at  
a HIGH or LOW logic level. If LEAB is LOW, the A bus data  
isstoredinthelatch/flip-flopontheLOW-to-HIGHtransitionof  
CLKAB. OEAB is the output enable for the B port. Data flow  
fromtheBporttotheAportissimilarbutrequiresusing OEBA,  
LEBA and CLKBA. Flow-through organization of signal pins  
simplifies layout. All inputs are designed with hysteresis for  
improved noise margin.  
FEATURES:  
• Common features:  
– 0.5 MICRON CMOS Technology  
– High-speed, low-power CMOS replacement for  
ABT functions  
Typical tSK(o) (Output Skew) < 250ps  
– Low input and output leakage 1µA (max.)  
– ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)  
– Packages include 25 mil pitch SSOP, 19.6 mil pitch  
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack  
– Extended commercial range of -40°C to +85°C  
• Features for FCT16501AT/CT/ET:  
– High drive outputs (-32mA IOH, 64mA IOL)  
– Power off disable outputs permit “live insertion”  
– Typical VOLP (Output Ground Bounce) < 1.0V at  
VCC = 5V, TA = 25°C  
The FCT16501AT/CT/ET are ideally suited for driving  
high-capacitance loads and low-impedance backplanes. The  
output buffers are designed with power off disable capability  
to allow "live insertion" of boards when used as backplane  
drivers.  
• Features for FCT162501AT/CT/ET:  
– Balanced Output Drivers: ±24mA (commercial),  
±16mA (military)  
The FCT162501AT/CT/ET have balanced output drive  
with current limiting resistors. This offers low ground bounce,  
minimalundershoot,andcontrolledoutputfalltimes–reducing  
the need for external series terminating resistors. The  
FCT162501AT/CT/ET are plug-in replacements for the  
FCT16501AT/CT/ET and ABT16501 for on-board bus inter-  
face applications.  
– Reduced system switching noise  
– Typical VOLP (Output Ground Bounce) < 0.6V at  
VCC = 5V,TA = 25°C  
• Features for FCT162H501AT/CT/ET:  
– Bus Hold retains last active bus state during 3-state  
– Eliminates the need for external pull up resistors  
The FCT162H501AT/CT/ET have "Bus Hold" which re-  
tains the input's last state whenever the input goes to high  
impedance. This prevents "floating" inputs and eliminates the  
need for pull-up/down resistors.  
DESCRIPTION:  
The FCT16501AT/CT/ET and FCT162501AT/CT/ET 18-  
bitregisteredtransceiversarebuiltusingadvanceddualmetal  
FUNCTIONAL BLOCK DIAGRAM  
OEAB  
CLKBA  
LEBA  
OEBA  
CLKAB  
LEAB  
C
C
B1  
A1  
D
D
C
D
C
D
TO 17 OTHER CHANNELS  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
2547 drw 01  
MILITARY AND COMMERCIAL TEMPERATURE RANGES  
AUGUST 1996  
1996 Integrated Device Technology, Inc.  
5.10  
DSC-2547/8  
1

与IDT54FCT162501CTEB相关器件

型号 品牌 获取价格 描述 数据表
IDT54FCT162501CTPA IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501CTPAB IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501CTPF IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501CTPFB IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501CTPV IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501CTPVB IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501ET IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501ETE IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501ETEB IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER
IDT54FCT162501ETPA IDT

获取价格

FAST CMOS 18-BIT REGISTERED TRANSCEIVER