5秒后页面跳转
IDT23S09-1PGG PDF预览

IDT23S09-1PGG

更新时间: 2024-11-18 21:02:59
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 67K
描述
PLL Based Clock Driver, 23S Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, GREEN, TSSOP-16

IDT23S09-1PGG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.61系列:23S
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.008 A
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:8最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V传播延迟(tpd):8.7 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:133 MHz
Base Number Matches:1

IDT23S09-1PGG 数据手册

 浏览型号IDT23S09-1PGG的Datasheet PDF文件第2页浏览型号IDT23S09-1PGG的Datasheet PDF文件第3页浏览型号IDT23S09-1PGG的Datasheet PDF文件第4页浏览型号IDT23S09-1PGG的Datasheet PDF文件第5页浏览型号IDT23S09-1PGG的Datasheet PDF文件第6页浏览型号IDT23S09-1PGG的Datasheet PDF文件第7页 
IDT23S09  
3.3V ZERO DELAY  
CLOCK BUFFER, SPREAD  
SPECTRUM COMPATIBLE  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution  
• 10MHz to 133MHz operating frequency  
Distributes one clock input to one bank of five and one bank of  
four outputs  
The IDT23S09 is a high-speed phase-lock loop (PLL) clock buffer,  
designedtoaddress high-speedclockdistributionapplications.Thezero  
delayis achievedbyaligningthe phase betweenthe incomingclockand  
the outputclock, operable withinthe range of10to133MHz.  
• Separate output enable for each output bank  
• Output Skew < 250ps  
Low jitter <200 ps cycle-to-cycle  
IDT23S09-1 for Standard Drive  
IDT23S09-1H for High Drive  
The IDT23S09 is a 16-pin version of the IDT23S05. The IDT23S09  
acceptsonereferenceinput,anddrivestwobanksoffourlowskewclocks.  
The-1Hversionofthis deviceoperates upto133MHzfrequencyandhas  
higher drive than the -1 device. All parts have on-chip PLLs which lock  
to an input clock on the REF pin. The PLL feedback is on-chip and is  
obtained from the CLKOUT pad. In the absence of an input clock, the  
IDT23S09enterspowerdown. Inthismode,thedevicewilldrawlessthan  
No external RC network required  
• Operates at 3.3V VDD  
• Spread spectrum compatible  
Available in SOIC and TSSOP packages  
12µAforCommercialTemperaturerangeandlessthan25µAforIndustrial  
temperature range,andthe outputs are tri-stated.  
The IDT23S09 is characterized for both Industrial and Commercial  
operation.  
FUNCTIONALBLOCKDIAGRAM  
16  
CLKOUT  
2
CLKA1  
PLL  
1
REF  
3
CLKA2  
14  
CLKA3  
15  
CLKA4  
8
S2  
Control  
Logic  
9
S1  
6
CLKB1  
7
CLKB2  
10  
CLKB3  
11  
CLKB4  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
MARCH 2006  
1
c
2006 Integrated Device Technology, Inc.  
DSC - 6395/8  

与IDT23S09-1PGG相关器件

型号 品牌 获取价格 描述 数据表
IDT23S09-1PGGI IDT

获取价格

PLL Based Clock Driver, 23S Series, 8 True Output(s), 0 Inverted Output(s), PDSO16
IDT23S09-1PGGI8 IDT

获取价格

Low Skew Clock Driver, PDSO16
IDT23S09-1PGI IDT

获取价格

IDT23S09 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09-1PGI8 IDT

获取价格

Low Skew Clock Driver, PDSO16
IDT23S09E IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09E_09 IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09E-1DC IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09E-1DC8 IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1DCG IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1DCG8 IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1