5秒后页面跳转
IDT23S09E-1DC8 PDF预览

IDT23S09E-1DC8

更新时间: 2024-11-18 15:34:39
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 67K
描述
PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-16

IDT23S09E-1DC8 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.64
系列:23S输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:9.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.008 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:9
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.75 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:3.9 mm最小 fmax:200 MHz
Base Number Matches:1

IDT23S09E-1DC8 数据手册

 浏览型号IDT23S09E-1DC8的Datasheet PDF文件第2页浏览型号IDT23S09E-1DC8的Datasheet PDF文件第3页浏览型号IDT23S09E-1DC8的Datasheet PDF文件第4页浏览型号IDT23S09E-1DC8的Datasheet PDF文件第5页浏览型号IDT23S09E-1DC8的Datasheet PDF文件第6页浏览型号IDT23S09E-1DC8的Datasheet PDF文件第7页 
IDT23S09E  
3.3V ZERO DELAY  
CLOCK BUFFER, SPREAD  
SPECTRUM COMPATIBLE  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution  
• 10MHz to 200MHz operating frequency  
• Distributes one clock input to one bank of five and one bank of  
four outputs  
The IDT23S09E is a high-speed phase-lock loop (PLL) clock buffer,  
designedtoaddresshigh-speedclockdistributionapplications. Thezero  
delay is achieved by aligning the phase between the incoming clock and  
the output clock, operable within the range of 10 to 200MHz.  
• Separate output enable for each output bank  
• Output Skew < 250ps  
• Low jitter <200 ps cycle-to-cycle  
• IDT23S09E-1 for Standard Drive  
• IDT23S09E-1H for High Drive  
TheIDT23S09Eisa16-pinversionoftheIDT23S05E. TheIDT23S09E  
acceptsonereferenceinput,anddrivestwobanksoffourlowskewclocks.  
The-1Hversionofthisdeviceoperatesupto200MHzfrequencyandhas  
higher drive than the -1 device. All parts have on-chip PLLs which lock  
to an input clock on the REF pin. The PLL feedback is on-chip and is  
obtained from the CLKOUT pad. In the absence of an input clock, the  
IDT23S09E enters power down. In this mode, the device will draw less  
• No external RC network required  
• Operates at 3.3V VDD  
• Spread spectrum compatible  
• Available in SOIC and TSSOP packages  
than 12µA for Commercial Temperature range and less than 25µA for  
Industrial temperature range, and the outputs are tri-stated.  
The IDT23S09E is characterized for both Industrial and Commercial  
operation.  
NOTE: EOL for non-green parts to occur on 5/13/10 per  
PDNU-09-01  
FUNCTIONALBLOCKDIAGRAM  
16  
CLKOUT  
2
CLKA1  
PLL  
1
REF  
3
CLKA2  
14  
CLKA3  
15  
CLKA4  
8
S2  
Control  
Logic  
9
S1  
6
CLKB1  
7
CLKB2  
10  
CLKB3  
11  
CLKB4  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
AUGUST 2009  
1
c
2006 Integrated Device Technology, Inc.  
DSC - 6399/11  

与IDT23S09E-1DC8相关器件

型号 品牌 获取价格 描述 数据表
IDT23S09E-1DCG IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1DCG8 IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1DCGI IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1DCGI8 IDT

获取价格

Clock Driver, PDSO16
IDT23S09E-1DCI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09E-1DCI8 IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1HDC IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
IDT23S09E-1HDC8 IDT

获取价格

PLL Based Clock Driver, 23S Series, 9 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-1
IDT23S09E-1HDCG IDT

获取价格

暂无描述
IDT23S09E-1HDCG8 IDT

获取价格

Clock Driver, PDSO16