5秒后页面跳转
ICS952702YFLFT PDF预览

ICS952702YFLFT

更新时间: 2024-11-11 18:57:39
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
17页 149K
描述
Processor Specific Clock Generator, 222MHz, PDSO48, LEAD FREE, MO-118, SSOP-48

ICS952702YFLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.34
JESD-30 代码:R-PDSO-G48JESD-609代码:e3
长度:15.875 mm端子数量:48
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:222 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
主时钟/晶体标称频率:14.318 MHz认证状态:Not Qualified
座面最大高度:2.8 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

ICS952702YFLFT 数据手册

 浏览型号ICS952702YFLFT的Datasheet PDF文件第2页浏览型号ICS952702YFLFT的Datasheet PDF文件第3页浏览型号ICS952702YFLFT的Datasheet PDF文件第4页浏览型号ICS952702YFLFT的Datasheet PDF文件第5页浏览型号ICS952702YFLFT的Datasheet PDF文件第6页浏览型号ICS952702YFLFT的Datasheet PDF文件第7页 
Integrated  
Circuit  
ICS952702  
Systems, Inc.  
Programmable Timing Control Hub for K7TM System  
Recommended Application:  
SiS746/746FX style chipset  
Output Features:  
Features/Benefits:  
Selectable synchronous/asynchronous AGP/PCI  
frequency  
Programmable output frequency.  
Programmable output divider ratios.  
Programmable output rise/fall time.  
Programmable output skew.  
Programmable spread percentage for EMI control.  
Watchdog timer technology to reset system  
if system malfunctions.  
1 - Pair of differential open drain CPU outputs  
1 - Single-ended open drain CPU output  
8 - PCICLK @ 3.3V including 2 PCI clock free running  
2 - AGPCLK @ 3.3V  
3 - REF @ 3.3V  
2 - ZCLK @ 3.3V  
2 - IOAPIC @ 2.5V  
1 - 12_48MHz @ 3.3V  
1 - 24_48MHz @ 3.3V  
Programmable watch dog safe frequency.  
Support I2C Index read/write and block read/write  
operations.  
Key Specifications:  
Uses external 14.318MHz reference or XTAL input.  
CPU Output Jitter <250ps  
AGP Output Jitter <250ps  
ZCLK Output Jitter <250ps  
PCI Output Jitter <500ps  
CPU-AGP/PCI/ZCLK skew: 2.5ns~3.5ns  
Pin Configuration  
Functionality  
VDDREF 1  
**FS0/REF0 2  
**FS1/REF1 3  
**FS4/REF2 4  
GNDREF 5  
48 VDDLAPIC  
47 IOAPIC1  
46 IOAPIC0  
45 GNDAPIC  
Bit4 Bit3 Bit2 Bit1 Bit0  
CPU  
MHz  
200.00 133.33  
200.99 133.99 67.00  
200.00  
206.00  
ZCLK  
MHz  
AGP  
PCI  
FS4  
0
FS3  
0
FS2  
0
FS1  
0
FS0  
0
MHz  
66.67  
MHz  
33.33  
33.50  
0
0
0
0
1
0
0
0
1
0
66.67  
137.33 68.67  
66.67  
33.33  
34.33  
33.33  
35.67  
36.33  
37.00  
33.33  
33.66  
CPU_STOP#*  
44  
43 CPUCLKODT1  
0
0
0
1
1
X1 6  
0
0
1
0
0
133.33 133.33 66.67  
214.00 142.66 71.33  
218.00  
RESET#  
X2 7  
42  
41  
0
0
1
0
1
GNDCPU  
GNDZ 8  
0
0
1
1
0
145.33 72.67  
ZCLK0 9  
40 CPUCLKODT0  
CPUCLKODC0  
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
0
1
1
1
0
1
0
1
0
1
0
1
222.00 148.00 74.00  
100.00 133.33 66.67  
100.99 134.65 67.33  
100.00  
103.00  
ZCLK1 10  
39  
38 VDDCPU  
AGND  
VDDZ 11  
*PCI_STOP# 12  
VDDPCI 13  
**FS2/PCICLK_F0 14  
*FS3/PCICLK_F1 15  
PCICLK0 16  
PCICLK1 17  
GNDPCI 18  
VDDPCI 19  
PCICLK2 20  
PCICLK3 21  
PCICLK4 22  
PCICLK5 23  
GNDPCI 24  
37  
36 AVDD  
66.67  
137.33 68.67  
66.67  
33.33  
34.33  
33.33  
35.67  
36.33  
37.00  
SCLK  
35  
34  
33  
32  
31  
30  
100.00 133.33 66.67  
107.00 142.66 71.33  
109.00  
111.00 148.00 74.00  
166.67 133.33 66.67  
166.99 133.59 66.80  
SDATA  
PD#*  
145.33 72.67  
GNDAGP  
AGPCLK0  
AGPCLK1  
33.33  
33.40  
33.33  
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
166.67  
66.67  
66.67  
29 VDDAGP  
AVDD48  
171.67 137.33 68.67  
175.00 140.00 70.00  
178.34 142.66 71.33  
181.67 145.33 72.67  
185.00 148.00 74.00  
133.33 133.33 66.67  
133.99 133.99 67.00  
34.33  
35.00  
35.67  
36.33  
37.00  
28  
27 12_48MHz/SEL12#_48MHz*  
26 24_48MHz/SEL24#_48MHz**  
25 GND48  
1
1
0
0
1
1
1
1
0
1
48-SSOP  
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
33.33  
33.50  
* Internal Pull-Up Resistor  
** Internal Pull-Down Resistor  
66.67  
133.33  
66.67  
33.33  
34.33  
35.00  
35.67  
36.33  
37.00  
137.33 137.33 68.67  
140.00 140.00 70.00  
142.66 142.66 71.33  
145.33 145.33 72.67  
148.00 148.00 74.00  
1
1
1
1
1
1
1
1
0
1
0795D—05/06/05  

与ICS952702YFLFT相关器件

型号 品牌 获取价格 描述 数据表
ICS952702YFLF-T ICSI

获取价格

Programmable Timing Control Hub for K7 System
ICS952702YFT IDT

获取价格

Processor Specific Clock Generator, 222MHz, PDSO48, MO-118, SSOP-48
ICS952703 ICSI

获取价格

Programmable Timing Control Hub for K7 System
ICS952703BF IDT

获取价格

Processor Specific Clock Generator, 217.9MHz, PDSO48, MO-118, SSOP-48
ICS952703BFLF IDT

获取价格

Processor Specific Clock Generator, 217.9MHz, PDSO48, GREEN, MO-118, SSOP-48
ICS952703BFLFT IDT

获取价格

Processor Specific Clock Generator, 217.9MHz, PDSO48, GREEN, MO-118, SSOP-48
ICS952703YFT IDT

获取价格

Processor Specific Clock Generator, 217.9MHz, PDSO48, MO-118, SSOP-48
ICS952801 ICSI

获取价格

Programmable Timing Control HubTM for K8TM processor
ICS952801CF IDT

获取价格

Clock Generator
ICS952801CFLFT IDT

获取价格

Processor Specific Clock Generator, 293.34MHz, PDSO48, MO-118, GREEN, SSOP-48