5秒后页面跳转
ICS952607YFT PDF预览

ICS952607YFT

更新时间: 2024-11-11 21:18:59
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
22页 204K
描述
Processor Specific Clock Generator, 400MHz, PDSO48, MO-118, SSOP-48

ICS952607YFT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.28
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:15.875 mm端子数量:48
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:400 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):225
主时钟/晶体标称频率:14.31818 MHz认证状态:Not Qualified
座面最大高度:2.8 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

ICS952607YFT 数据手册

 浏览型号ICS952607YFT的Datasheet PDF文件第2页浏览型号ICS952607YFT的Datasheet PDF文件第3页浏览型号ICS952607YFT的Datasheet PDF文件第4页浏览型号ICS952607YFT的Datasheet PDF文件第5页浏览型号ICS952607YFT的Datasheet PDF文件第6页浏览型号ICS952607YFT的Datasheet PDF文件第7页 
Integrated  
Circuit  
ICS952607  
Systems, Inc.  
Programmable Timing Control Hub™ for Next Gen P4™ processor  
Recommended Application:  
CK409 Compliant clock for Next Gen P4 Processor  
Output Features:  
Features/Benefits:  
QuadRomTM frequency selection.  
Programmable output frequency.  
2 - 0.7V current-mode differential CPU pairs  
1 - 0.7V current-mode differential SRC pair  
9 - PCI, 3 free running, 33MHz  
3 - REF, 14.318MHz  
3 - 3V66, 66.66MHz  
1 - VCH/3V66, selectable 48MHz or 66MHz  
2 - 48MHz  
Programmable asynchronous 3V66&PCI frequency.  
Programmable output divider ratios.  
Programmable output rise/fall time.  
Programmable output skew.  
Programmable spread percentage for EMI control.  
Watchdog timer technology to reset system if system  
malfunctions.  
Programmable watch dog safe frequency.  
Support I2C Index read/write and block read/write  
operations.  
1 - 24/48MHz  
Key Specifications:  
CPU/SRC outputs cycle-cycle jitter < 125ps  
3V66 outputs cycle-cycle jitter < 250ps  
PCI outputs cycle-cycle jitter < 250ps  
Uses external 14.318MHz reference input.  
Supports tight ppm accuracy clocks for Serial-ATA  
Supports spread spectrum modulation, 0 to -0.5%  
down spread and +/- 0.25% center spread  
+/- 300ppm frequency accuracy on CPU & SRC clocks  
Supports CPU clks up to 400MHz  
Functionality  
Pin Configuration  
*FS1/REF0  
*FS0/REF1  
REF2  
1
2
3
4
5
6
7
8
9
48 VDDA  
47 GND  
46 IREF  
45 Reset#  
44 GND  
43 CPUCLKT1  
42 CPUCLKC1  
41  
VDDCPU  
40 CPUCLKT0  
39 CPUCLKC0  
Bit4 Bit3 Bit2 Bit1 Bit0  
FS4 FS3 FS2 FS1 FS0  
CPU  
MHz  
AGP  
MHz  
PCI  
MHz  
100.00  
200.00  
133.33  
166.67  
200.00  
400.00  
266.67  
333.33  
100.99  
201.98  
134.65  
168.31  
115.00  
230.00  
153.33  
191.67  
100.00  
200.00  
133.33  
166.67  
200.00  
400.00  
266.67  
333.33  
105.00  
210.00  
140.00  
175.00  
110.00  
220.00  
146.66  
183.34  
66.66  
66.66  
66.66  
66.66  
66.66  
66.66  
66.66  
66.66  
67.33  
67.33  
67.33  
67.32  
76.66  
76.66  
76.66  
76.66  
66.66  
66.66  
66.66  
71.43  
66.66  
66.66  
66.66  
66.66  
69.99  
69.99  
69.99  
69.99  
73.33  
73.33  
73.33  
73.33  
33.33  
33.33  
33.33  
33.33  
33.33  
33.33  
33.33  
33.33  
33.66  
33.66  
33.66  
33.66  
38.33  
38.33  
38.33  
38.33  
33.33  
33.33  
33.33  
35.71  
33.33  
33.33  
33.33  
33.33  
35.00  
35.00  
35.00  
35.00  
36.66  
36.66  
36.66  
36.66  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
VDDREF  
X1  
X2  
GND  
**FS2/PCICLK_F0  
**FS4/PCICLK_F1  
PCICLK_F2 10  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
38  
VDDPCI  
GND  
GND  
37 SRCCLKT  
36 SRCCLKC  
^^PCICLK0  
PCICLK1  
PCICLK2  
PCICLK3  
VDDPCI  
GND  
35  
VDD  
34 VttPWR_GD/PD#  
33 SDATA  
32 SCLK  
31  
30  
29  
3V66_0  
3V66_1  
GND  
PCICLK4  
PCICLK5  
**Sel24_48#/24_48MHz 21  
28 VDD3V66  
22  
23  
24  
27  
**FS3/48MHz_0  
3V66_2  
26 3V66_3/VCH  
48MHz_1  
25  
GND  
VDD48  
* This pin have 120K pull-up to VDD  
** This pin have 120K pull-down to GND  
^^ An external 2.2K pull-down resistor is needed on this pin  
48-pin SSOP  
1
1
1
1
1
1
1
1
0
1
Note: FS1 and FS0 are equal to Intel CK409-defined FSA and FSB,  
respectively.  
0734A—A07/26/05  

与ICS952607YFT相关器件

型号 品牌 获取价格 描述 数据表
ICS952621 ICSI

获取价格

Programmable Timing Control Hub⑩ for Next Gen
ICS952621FLF-T IDT

获取价格

Clock Generator, PDSO48
ICS952621G-T IDT

获取价格

Clock Generator, PDSO48
ICS952621YFLF-T IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, LEAD FREE, MO-118, SSOP-48
ICS952621YFT IDT

获取价格

400MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48, MO-118, SSOP-48
ICS952621YF-T IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, MO-118, SSOP-48
ICS952621YGLF-T IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, 6.10 MM, 0.50 MM PITCH, LEAD FREE, MO-
ICS952621YG-T IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-
ICS952623 ICSI

获取价格

Programmable Timing Control Hub for Next Gen P4 processor
ICS952623YFLFT IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, 0.300 INCH, MO-118, SSOP-56