Datasheet > ICS91309FLF-T

ICS91309FLF-T

更新时间： 2024-11-06 21:54:51

品牌	Logo	应用领域
矽成 - ICSI		通信
页数	文件大小	规格书
9页	107K
描述
High performance Communication Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ICS91309FLF-T 数据手册

ICS91309

Integrated

Circuit

Systems,Inc.

High Performance Communication Buffer

General Description

Features

The ICS91309 is a high performance, low skew, low jitter

zero delay buffer. It uses a phase lock loop (PLL)

technologytoalign, inbothphaseandfrequency, theREF

input with the CLKOUT signal. It is designed to distribute

high speed clocks in communication systems operating

at speeds from 10 to 133 MHz.

•

Zero input - output delay

Frequency range 10 - 133 MHz (3.3V)

5V tolerant input REF

High loop filter bandwidth ideal for Spread Spectrum

applications.

Less than 125 ps cycle to cycle Jitter

Skew controlled outputs

Available in 16 pin, 150 mil SSOP, SOIC & 4.40mm

TSSOP packages

•

The ICS91309 provides synchronization between the

input and output. The synchronization is established via

CLKOUTfeedbacktotheinputofthePLL. Sincetheskew

between the input and output is less than +/- 350 pS, the

part acts as a zero delay buffer.

•

Skew:Group-to-Group:<215ps

Skew within Group: <100 ps

Commercial temperature range: 0°C to +70°C

ICS91309 hastwobanksoffouroutputscontrolledbytwo

address lines. Depending on the selected address line,

bankBorbothbankscanbeputinatri-statemode. Inthis

mode, the PLL is still running and only the output buffers

are put in a high impedance mode. The test mode shuts

off the PLL and connects the input directly to the output

buffers (see table below for functionality).

Pin Configuration

REF

CLKA1

CLKA2

VDD

CLKOUT

CLKA4

CLKA3

VDD

ICS91309 comes in a 16-pin 150 mil SOIC, SSOP or

4.40mm TSSOP package. In the absence of REF input,

thedevicewillenterapowerdownmode. Inthismode, the

PLL is turned off and the output buffers are pulled low.

Powerdownmodeprovidesthelowestpowerconsumption

for a standby condition.

GND

CLKB1

CLKB2

FS2

CLKB4

CLKB3

FS1

Block Diagram

16 pin SSOP, SOIC & TSSOP

Functionality

Ouput

Source Shutdown

PLL

FS2 FS1 CLKA(1:4) CLKB(1:4) CLKOUT

Tristate

Driven

PLL

Bypass

Mode

Tristate

Driven

PLL

Bypass

Mode

Driven

PLL

PLL Bypass

Mode

REF

PLL

Driven

0093G—02/11/04

12 3 4 5 6 7...9

中文翻译

下载PDF

与ICS91309FLF-T相关器件

型号	品牌	获取价格	描述	数据表
ICS91309F-T	IDT	获取价格	Clock Driver
ICS91309GLF-T	ICSI	获取价格	High performance Communication Buffer
ICS91309MILF-T	IDT	获取价格	Clock Driver
ICS91309MLF-T	ICSI	获取价格	High performance Communication Buffer
ICS91309YFLF-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, MO-137
ICS91309YF-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SSOP-1
ICS91309YGILF-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.173 INCH, MO-153
ICS91309YGLF-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM, MO-153, L
ICS91309YG-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM, MO-153, T
ICS91309YMILF-T	IDT	获取价格	PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SOIC-1

与ICS91309FLF-T相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS91309FLF-T

ICS91309FLF-T 数据手册

与ICS91309FLF-T相关器件

与ICS91309FLF-T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ICS91309FLF-T

ICS91309FLF-T 数据手册

与ICS91309FLF-T相关器件

与ICS91309FLF-T相关文章

您还可以找

您在本页遇到什么问题？