5秒后页面跳转
ICS87421AMIT PDF预览

ICS87421AMIT

更新时间: 2024-09-30 20:03:15
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
14页 255K
描述
Low Skew Clock Driver, 87421 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8

ICS87421AMIT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.42系列:87421
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:1
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:3.3 VProp。Delay @ Nom-Sup:1.7 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

ICS87421AMIT 数据手册

 浏览型号ICS87421AMIT的Datasheet PDF文件第2页浏览型号ICS87421AMIT的Datasheet PDF文件第3页浏览型号ICS87421AMIT的Datasheet PDF文件第4页浏览型号ICS87421AMIT的Datasheet PDF文件第5页浏览型号ICS87421AMIT的Datasheet PDF文件第6页浏览型号ICS87421AMIT的Datasheet PDF文件第7页 
÷1/÷2 DIFFERENTIAL-TO-LVDS  
CLOCK GENERATOR  
ICS87421I  
GENERAL DESCRIPTION  
FEATURES  
The ICS87421I is a high performance ÷1/÷2  
• One differential LVDS output  
ICS  
Differential-to-LVDS Clock Generator and a mem-  
ber of the HiPerClockS™ family of High Perfor-  
mance Clock Solutions from IDT. The CLK, nCLK  
pair can accept most standard differential input  
• One differential CLK, nCLK input pair  
HiPerClockS™  
• CLK, nCLK pair can accept the following differential input  
levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL  
levels. The ICS87421I is characterized to operate from a 3.3V  
power supply. Guaranteed part-to-part skew characteristics  
make the ICS87421I ideal for those clock distribution applica-  
tions demanding well defined performance and repeatability.  
• Maximum clock input frequency: 1GHz  
Translates any single ended input signal (LVCMOS, LVTTL,  
GTL) to LVDS levels with resistor bias on nCLK input  
• Part-to-part skew: 500ps (maximum)  
• Propagation delay: 1.7ns (maximum)  
• Additive phase jitter, RMS @ 155.52MHz: 0.17ps (typical)  
• Full 3.3V operating supply  
• -40°C to 85°C ambient operating temperature  
• Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
CLK  
nCLK  
MR  
VDD  
Q
1
2
3
4
8
7
6
5
÷1  
÷2  
0
1
Q
nQ  
CLK  
nCLK  
nQ  
GND  
R
F_SEL  
ICS87421I  
MR  
8-Lead SOIC  
3.90mm x 4.90mm x 1.37mm package body  
M Package  
Top View  
F_SEL  
IDT/ ICSLVDS CLOCK GENERATOR  
1
ICS87421AMI REV. A OCTOBER 3, 2007  

与ICS87421AMIT相关器件

型号 品牌 获取价格 描述 数据表
ICS87421I IDT

获取价格

±1/±2 DIFFERENTIAL-TO-LVDS CLOCK GENERATOR
ICS8743008I IDT

获取价格

FEMTOCLOCKS? LVDS/LVPECL ZERO DELAY BUFFER/CLOCK GENERATOR FOR PCI EXPRESS? AND ETHERNET
ICS8745AY IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8745AYLF IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8745AYLFT IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8745AYT IDT

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM
ICS8745B ICSI

获取价格

1:5 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
ICS8745BM-21 IDT

获取价格

PLL Based Clock Driver, 8745 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS8745BM-21LF IDT

获取价格

PLL Based Clock Driver, 8745 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 7.50
ICS8745BM-21LFT IDT

获取价格

PLL Based Clock Driver, 8745 Series, 1 True Output(s), 0 Inverted Output(s), PDSO20, 7.50